and the program reassembled.

## Lookup Table

The lookup table contains one data byte per ASCII character. Each byte contains the fivebit Baudot character to be printed plus three control bits. As shown in Fig. 3, the least significant bit in the byte is 1 , if the character is one of the special Baudot characters that will be enclosed in parentheses. If the second bit in the byte is 1 , the

Baudot character will be shifted to uppercase (FIGS). If the most significant bit in the byte is 1 , a right parenthesis will be printed after the Baudot character. Several examples of typical characters are given in Fig. 3.

Minor keyboard variations from one printer to another may require you to alter your lookup table. Machines in common use include those having Telex, TWX, Weather, Military Standard and International Alpha-

1. Load tape prepared using instructions from Table 3.
2. Note Stop Address.
3. Change contents of five memory locations using Table below.
4. Reenter Stop Address noted above.
5. Put new tape in record cassette machine.
6. Push "DUMP."
7. You now have a tape containing a program, the Editor, for example, which has a new High Memory point (to protect the ASCII/Baudot Driver), a new Pad, and five changes in the I/O Driver portion to provide jumps into the ASCII/Baudot Driver routines. Note that this has taken two load and dump procedures.

| Memory Address | Was | Change To | Comments |
| :---: | :---: | :---: | :---: |
| 040365A | 1110 | 0270 | ENTRY LO |
| 040366A | 0400 | "BEGIN" HI* | ENTRY HI |
| 041040A | 3030 | 3150 | CALL |
| 041041A | 1170 | 0000 | INIT LO |
| 041042A | 0400 | "BEGIN" HI* | INIT HI |

*Use high byte of BEGIN EQU from Table 3. For example, if your H8 has 16K of RAM, you would use 1360 at memory locations 040366A and 041042A.

Table 4. Modifying Heath I/O driver.

| UpperCase | Telex | TWX | Military | International \#2 |
| :---: | :---: | :---: | :---: | :---: |
| B | ? | 5/8 | ? | ? |
| C | : | WRU | : | : |
| D | WRU | \$ | \$ | WRU |
| F | \$ | $1 / 4$ | ! | NA |
| H | \# | NA | STOP | NA |
| J | BELL | , | , | BELL |
| K | ( | $1 / 2$ | $($ | BLL |
| L | ) | 3/4 | ) | ) |
| S | , | BELL | BELL | , |
| z | " | , | ," | + |

Table 5. Differences in common Baudot character sets.
bet \#2 character sets. Stay away from Weather machines since their character set contains many inapplicable uppercase weather symbols. The differences in the remaining four character sets are summarized in Table 5.

The lookup table in this driver assumes that a Military Standard printer is used. The printer, a model 28 KSR , has been modified to provide a \# character for uppercase $H$. It is particularly easy to substitute characters in the type basket of the model 28. Other characters that may be substituted include a * for uppercase $H$, and $a+$ for uppercase G. Remember that the lookup table must be modified to reflect any changes that you may wish to make.

CRT displays allow use of the, back-space function (ASCII control $H$ ), while most printers do not. Since it is desirable to
tell when a back space has occurred, the character $X$ is printed each time you back space. If, during an edit, you made a mistake and back spaced to correct it, the following would be printed:

## MISTOKEXXXAKE

When listed a second time, the spelling would be correct.

All ASCII characters not covered by normal and special equivalents in the table will cause a space character to be printed. Note that lowercase alphabetic characters are not included in the table, although they can be easily added at the end of the table if necessary.

## Acknowledgements

Thanks to Dr. Glyn Harding for his helpful suggestions on program structure, and to Irv Hoff for his suggestions pertaining to the lookup table.


## TARBELL SETS STANDARDS For Hobbyists and Systems Developers

Sales to thousands of hobbyists over the past two years have proven the Tarbell Cassette Interface to be a microcomputer industry standard. Tarbell Electronics continues research and development to produce new and efficient components to fill hobbyists' changing needs.


## TARBELL CASSETTE INTERFACE

- Plugs directly into your IMSAI or ALTAIR ${ }^{*}$
- Fastest transfer rate: 187 (standard) to 540 bytes/second
- Extremely Reliable-Phase encoded (self-clocking)
- 4 Extra Status Lines, 4 Extra Control Lines
- 37-page manual included
- Device Code Selectable by DIP-switch
- Capable of Generating Kansas City tapes also
- No modification required on audio cassette recorder
- Complete kit \$120, Assembled \$175, Manual \$4
- Full 6 month warranty on kit and assembled units


## TARBELL FLOPPY DISC INTERFACE

- Plugs directly into your IMSAI or ALTAIR* and handles up to 4 standard single drives in daisychain.
- Operates at standard 250 K bits per second on normal disc format capacity of 256 K bytes.
- Works with modified $C P / M^{*}$ Operating System and BASIC-E Compiler.
- Hardware includes 4 extra IC slots, built-in phantom bootstrap and on-board crystal clock. Uses WD 1771 LSI Chip.
- Full 6 -month warranty and extensive documentation.
- PRICE: Kit \$190

Assembled \$265


## Compatible Disc Drives

Ask about our disc drives priced as low as $\$ 525$.

> TARBELL PROTOTYPE BOARD
> Model 1010


- Gold plated edge pins
- Takes 33 14-pin ICs or
- Mix 40 -pin, 18 -pin, 16 -pin and 14-pin ICs
- Location for 5 volt regulator
- Suitable for solder and wire wrap
- ALTAIR/IMSAI compatible Price: $\$ 28.00$
For fast, off the shelf delivery, all Tarbell Electronics products may be purchased from computer store dealers across the country. Or write Tarbell Electronics direct for complete information.



# 8080, Z-80 or 8085 ? 

I like objective reviews of products. Michael Slater is a development engineer with Hewlett-Packard in Santa Clara CA (i.e., he isn't associated with Intel). He makes extensive use of Intel microprocessors in his work... and has some worthwhile comments and comparisons on their new 8085. See if you agree.-John.

The 8085 is Intel's latest entry into the eight-bit microprocessor market. As an enhanced version of the 8080 , the 8085 forms the basis of a microcomputer system that is both simpler and more powerful than the 8080. The introduction of the 8085 has made the 8080 obsolete and provided
A look into the relative merits of three Intel chips-you may find that you're happy right now.


Photomicrograph of the 8085.
some strong competition for Zilog's Z-80.

## Some History

Intel's 8080 microprocessor made the first hobbyist computer possible, and has since become the standard of the industry. Though numerous other processors have taken over a significant share of the market, there is still more hardware and software available for the 8080 than any other processor. In order to make it easier for people now using the 8080 to switch to a next-generation processor, Intel and Zilog have both introduced new processors that can use, without modification, most programs written for the 8080.

Zilog's Z-80 was the first processor to threaten the 8080's market dominance by including the entire 8080 instruction set as a subset of its own, much larger, instruction set. Therefore, most programs written for the 8080 will also run on the Z-80. In addition, the Z-80's sophisticated instruction set makes it attractive for soft-ware-intensive applications. Zilog also improved the 8080 hardware by providing on-chip clock generation, single supply operation, a faster clock rate and other features.
Now Intel has introduced a new processor, the 8085, which is also software compatible with the 8080. Intel has taken a different approach than Zilog, however, by making only negligible additions to the instruction set and placing emphasis on a simplified hardware system. Intel's goal was to simplify the entire system, including ROM and RAM.
With the 8085 system, it is possible, using only three ICs, to build a system with 256 bytes of RAM, 2 K bytes of EPROM or ROM, 39 bits of I/O, a programmable timer and four vectored priority interrupts. No other microprocessor can provide this much capability with only three chips.

## The 8085 System

The three ICs that make this powerful system possible are the 8085 processor, the 8155


Fig. 1. 8085 minimum system. The three-chip system consists of the 8085 processor, the 8755 EPROM and I/O and the 8155 RAM, I/O and timer. The system bus is similar to the 8080 except that the low-order byte of address and the data bus are multiplexed together.

RAM, timer and $I / O$, and the 8755 PROM and I/O. Fig. 1 shows the complete minimal system. All three ICs are contained in 40-pin packages, which allows the integration of other functions with the ROM and RAM chips. The system has two unique features: a multiplexed address/data bus
and two special chips that provide RAM, ROM, I/O and a timer.

Fig. 2 summarizes the main differences between the 8080, the 8085 and the Z-80. The 8085 does not require a clock generator or system controller chip, as does the 8080. It provides three vectored interrupts with-
out any external hardware. Other features include a single 5 V supply, serial I/O pins and a 3 MHz clock speed.

## The 8085 CPU

The major architectural change in the 8085 is the use of a multiplexed address/data bus. The data and the lower half

|  | 8080 | 8085 | Z.80 |
| :---: | :---: | :---: | :---: |
| On-chip clock generator | no | yes | yes* |
| On-chip status latch | no | yes | yes |
| Vectored, priority interrupts without external hardware | no | yes;three | no |
| Nonmaskable interrupt | no | yes | yes |
| Single 5 V supply | no | yes | yes |
| Serial Input/Output on-chip | no | yes | no |
| Clock speed | 2 MHz | 3 MHz | 2.5 MHz |
| Special multifunction support chips | no | yes | no |
| Multiplexed bus | no | yes | no |
| Expanded instruction set | - | no | yes |
| Dynamic memory refresh | no | no | yes |

Fig. 2. Comparison of the 8080,8085 and $\mathrm{Z}-80$.


Fig. 3. 8085 system timing. The trailing edge of ALE signals the rest of the system that the address/data bus contains a new address.
of the address bus are multiplexed onto a single set of eight pins. At the beginning of each memory cycle, the low-order byte of address is placed on the address/data pins and a new control signal, Address Latch Enable (ALE), is generated to indicate that a new address is present on the address/data lines. ALE clocks this byte of address into a latch external to the processor. This latched address is then fed to the rest of the system, and the processor can free the address/data lines to carry data. The bus timing is shown in Fig. 3.

This multiplexed bus reduces by eight the number of address and data bus lines required. Only one new signal (ALE) is added to accomplish this, so the 8085 has seven more pins available for control signals. Two additional pins were freed by the elimination of the +12 V and -5 V supplies. These nine free pins make possible many of the 8085's new features.

The 8085 has four new interrupts that give it a simple and powerful interrupt struc. ture-three priority interrupts, and one unmaskable (top priority) interrupt. Each is controlled directly by a single pin on the 8085; no other hardware is required to make the interrupts priority or mask them, or to insert an instruction on the data bus, as is required with the 8080.

The pins are called TRAP (nonmaskable) and RST 5.5, RST 6.5 and RST 7.5. Fig. 4 shows the 8085's interrupts
and their jump addresses. A high level on the RST 5.5 pin, for example, will cause a jump to address 002C, provided that interrupt has been enabled.
In order to allow these interrupts to be individually masked, two new instructions were added. Set Interrupt Mask (SIM) selectively disables the interrupts. Read Interrupt Mask (RIM) allows you to read the status of the interrupts. These two instructions are the only additions to the 8080 instruction set.
The 8085 has pins for serial I/O to provide one input bit and one output bit without any peripheral hardware. The RIM and SIM instructions are also used to read and set the serial I/O pins.

The 8085 provides all of the control signals directly at its pins. With the 8080 , an 8228 is required to latch the control signals off the data bus, on which they were multiplexed.

The 8085 control bus is also organized differently. The main control signals are $\overline{R D}, \overline{W R}$ and $10 / \bar{M} .10 / \bar{M}$ indicates whether the instruction is addressing an I/O port or memory. This saves one control line as compared to MEMRD, MEMWR, $\overline{\text { IORD }}$ and IOWR in the 8080 . Both sets of signals contain the same information, and one can be generated from the other using a few gates.
The 8085 has pins for Reset In, Reset Out, Ready, HOLD, HLDA, INTR and INTA, which function identically to those on the 8080. There are two new status lines (S1 and S0), which
indicate whether the current cycle is an op-code fetch, a read or a write, or if the processor has been halted by a HALT in. struction. The read and write status information is not used to control bus transfers, but provides advanced timing information on the type of machine cycle in progress. In most systems this information is not used.

The 8085's final hardware simplification is the addition of a complete clock generator on the CPU chip. The only required clock components are a crystal or a resistor and capacitor. This incorporates the functions of the 8224 within the 8085, and completes the transition from the three-chip CPU of the 8080 to the 8085, a true one-chip CPU.

## Processor Speed

As an additional performance improvement, the 8085's instruction execution rate is about 50 percent greater than the 8080's. The basic clock frequency is 3 MHz , as opposed to the 8080 's 2 MHz . (The recently released 8085A-2 runs at 5 MHz !) In addition, there is a subtle increase in speed by clever handling of conditional jumps. The 8085 fetches the second byte of the instruction (the first byte of the jump address) while it is deciding if the jump condition is satisfied, and
then skips the last byte of the instruction (the second byte of the address) if it doesn't need to make the jump. The 8080 always fetches all three bytes and wastes a machine cycle if the jump condition is not satisfied. Thus, the 8085 executes an unsatisfied conditional jump in approximately 30 percent fewer clock cycles than the 8080.
There are two new versions of the 8085 now available. The 8085 is being replaced by the 8085A, which is identical in most respects. The new A version differs only in the state of certain control signals during specific conditions, which are
$\left.\begin{array}{cc}\text { Interrupt } & \begin{array}{c}\text { Jump Address } \\ \text { (HEX) }\end{array} \\ \text { RST } & \left.\begin{array}{lllll}0 & 0 & 0 & 0 \\ \text { RST } & & 0 & 0 & 0\end{array}\right) \\ \text { RST } 2 & 0\end{array}\right)$

Fig. 4. 8085 interrupts. The interrupts marked with * are new to the 8085, and each has its own interrupt request pin. The others are the same as the 8080 interrupts and are initiated using INTR and INTA.


Fig. 5. 8155 RAM, timer and I/O. Each of the three ports may be selected as input or output. Additionally, port C may be selected as a control/status port. The selection of port modes, as well as the control of the timer, is performed by writing the appropriate control word to the command register.


Fig. 6. 8755 EPROM and I/O. Each bit of the I/O ports may be individually selected as input or output via the two data direction registers. The 8355 is an identical part except that it contains a mask-programmed ROM.
"don't cares" for most users. The changes will make the 8085A easier to use in some large systems. The new 8085A-2 is the fastest generalpurpose, eight-bit processor now available.

## The 8085 Memory

 and Interface ChipsAs shown in the previous section, the 8085 added many hardware features at the price of the added complexity of a multiplexed address/data bus. The penalty is not too high, however, since the bus can be de-multiplexed with a single eight-bit latch. And, in fact, Intel has turned the multiplexed bus into a valuable feature by providing memory and peripheral chips with the address demultiplexing latch on the chip. Thus, the chips have only eight address/data pins and an ALE pin, instead of eight data and eight address pins. This saves seven pins on each chip, as well as seven bus lines.

The 8155 chip contains a 256 -byte static RAM, two eightbit I/O ports, a six-bit I/O port and a 14 -bit programmable counter/timer. The block diagram is shown in Fig. 5. A command register in the 8155 determines the function of the ports and controls the timer. The two eight-bit I/O ports may each be specified as input or output ports. The six-bit port may operate as an input, output or control port. In the control-port
mode, it provides a strobe input for either of the eight-bit ports to be used as latched input ports. It also provides a buffer full signal for each of the ports, indicating that the port contains new data that has not yet been read.

The 8155 also contains a 14 . bit programmable timer. It has several modes of operation, but, basically, it will count a specified number of clock pulses and then generate an output pulse. The clock may be the system clock or any other signal. Both the mode and the number of counts are under software control via a command register, and the timer's status may be read from a status register on the chip.

The third chip in the system is the 8755 , which contains a 2 K X 8 EPROM and two eight-bit //O ports. The block diagram appears in Fig. 6. The EPROM is similar to a 2716; the two I/O ports are unique in that each line may be individually specified as input or output. Thus, you may have five input bits and eleven output bits, for example. The mode of each pin is set by software, via two data direction registers on the chip.

The 8355 is identical to the 8755, except that it contains a mask-programmed ROM. For applications where the same program is to be reproduced in considerable volume, the 8355 provides a cost-effective
alternative to the 8755 .

## Applying the 8085

The 8085 is a very easy microprocessor to use. Using the basic three-chip system already discussed, the only additional components required to make a complete microcomputer system are a crystal and power-up reset circuitry. Peripherals are, of course, required, but they are independent of the particular processor being used.

Standard memory and peripheral chips may also be used with the 8085, but the address/ data bus must be de-multiplexed. Fig. 7 shows the address latch to perform this function, in addition to the gating to generate 8080 -type control signals. ALE strobes the address into the latch (see timing diagram in Fig. 4). The latched outputs drive the lower half of the address bus. The data bus actually contains address information early in each memory cycle. This doesn't cause any problems because neither $\overline{\mathrm{RD}}$ nor $\overline{\mathrm{WR}}$ will be true at this time, and all parts of the system should be ignoring the data bus. Once the bus has been de-multiplexed, any of the 8080 family components may be easily interfaced.

The control signal gating shown is straightforward. In practice, it will usually not be necessary to use actual gates. If the memory chips have more
than one chip enable input (many do), one can be used for $10 / \bar{M}$ and another for $\overline{R D}$ or $\overline{W R}$ (for RAMs) or just $\overline{R D}$ (for ROMs). When the 8155, 8355 or 8755 are used, no gating of any kind is needed; it is incorporated into the memory chip.

An interesting side note is that the signals have been arranged on the pins of the three chips to facilitate simple and dense PC layouts. A complete system consisting of the three chips, crystal, pull-up resistor for the Ready line, and resistor, capacitor, and diode for powerup reset, fits on a circuit board measuring $31 / 4 \times 45 / 8$ inches. The layout for this board is provided in Intel's 8085 Microcomputer Systems User's Manual.

## Current Products

There are currently at least two 8085 -based products suitable for personal-computing applications. Intel produces the SDK-85, which is a singleboard computer complete with keyboard (hexadecimal and control) and a six-digit display. An 8355 ROM chip contains a monitor program to allow entering of programs, viewing the contents of memory and numerous other features. An 8155 provides 256 bytes of RAM. All of the I/O lines are available, and a large wire-wrap area is provided for expansion. A complete kit (less power supply) is available from any of Intel's dis-


Fig. 7. Interfacing the 8085 to an 8080-type bus. The latch demultiplexes the address/data bus, and the gates generate the usual bus control signals.
tributors for 250 dollars.

The other product is the SPACE BYTE 8085 CPU. It is an S-100-compatible CPU board utilizing the 8085 and 8155 , with three 2708s, instead of the 8755. The PROMs contain a system monitor. Two RS-232C serial ports, along with parallel I/O, are provided. The bus is demultiplexed, and S-100-compatible control signals are generated. It is available from the Space Byte Corporation (and computer stores) for $\$ 499$.

## The 8085 vs the $\mathbf{Z} \cdot 80$

Since the Z-80 and the 8085 are the only 8080 -compatible processors now available, many users will be faced with the task of selecting one of the two. One thing is clear: There is no longer any reason to design a system using an 8080 .

From a software viewpoint, the $\mathbf{Z}-80$ is superior. It has a greatly expanded instruction set, and double the number of registers. There is some question, however, as to the value of this increased software power.

If you program in BASIC or other high-level languages, the Z-80's extra instructions will make no difference to you. If you have an interpreter optimized for the $\mathrm{Z}-80$, your BASIC might run faster than on an 8085. The difference is likely to be insignificant to most users.
One of the Z-80's features is special instructions for block move and block search. These instructions are useful when blocks of data are being processed. It must not be assumed, however, that these instructions speed up block-oriented tasks. In fact, block-move and block-search subroutines for the 8085 may run faster than the single instructions on the $\mathrm{Z}-80$ ! The $4 \mathrm{MHz} \mathrm{Z}-80 \mathrm{~A}$ is faster than the 8085 subroutines, but the difference is not likely to be significant. You would have to write and store these subroutines, however, and that is the advantage of the Z-80's built-in instructions.

In the realm of hardware, both processors have their advantages. The 8085's new interrupts are much easier to use


Intel's SDK-85 design kit.
than any of those available on the $\mathbf{Z}-80$. The scheme is less flexible than the $Z-80$ 's, but is more than adequate for the vast majority of applications and requires no external hardware. For those few applications that really do require a sophisticated interrupt structure, Intel's 8259 interrupt controller chip provides this capability. Another ease-of-use factor is the 8085's on-chip oscillator. The Z-80 requires an external clock oscillator, while the 8085 requires only a crystal.
A big advantage of the 8085 is the available support chips. A much simpler and more powerful minimal system is possible with the 8155 and 8755 , as compared with the Z-80 system. Because of the multiplexed address/data bus, it would not be easy to use these chips with the $\mathrm{Z}-80$ (or any other processor).
The power of the 8085 system is most apparent in dedicated controller systems, where 256 bytes of RAM and 2 K bytes of ROM are adequate. The 39 I/O lines provided by the three-chip system are enough for most applications. For applications requiring more memory, only one chip (an eight-bit latch such as the 8212) is required to interface to standard memories. The inclusion of the 8155, though contributing a relatively small amount of RAM, provides a counter/timer and 22 flexible I/O lines with some associated control logic.
The Z-80 also has its advantages, but they are relatively
minor. It does not multiplex any pins, which saves one chip when interfacing to standard memories. This is offset, however, by the lack of an on-chip clock oscillator.
A much-acclaimed Z-80 feature is the dynamic memory refresh incorporated into the CPU. It is not, however, without its problems. The refresh address is output during each opcode fetch cycle. Therefore, the refresh rate is directly tied to the instruction execution rate, which may have serious consequences. If the processor is single-stepped, either by slowing the clock or by using the Ready line, the refresh will no longer work. Reset will also halt the refresh, so if a manual reset push button is incorporated in the system, some form of oneshot must be used to protect the memory from being wiped out by the reset button. Finally, a lengthy DMA operation may precipitate loss of the memory contents.

A couple of other points about refresh are worth mentioning. The vast majority of systems use either static memories (where refresh is not needed) or dynamic memory cards with built-in refresh circuitry. Another consideration is that the Z-80 will usually refresh the memory at a much faster rate than necessary, resulting in a higher power consumption for the memory.

The choice of an 8085 or a Z-80 ultimately must depend upon the application. In a dedicated controller type of appli-
cation where the 8085 threechip system provides adequate resources, the 8085 is definitely the best choice. In a softwareintensive application where much assembly-language programming is anticipated, the Z-80 would probably be a better choice. For the myriad of applications that fall between these two extremes, the advantages and disadvantages of each processor must be carefully weighed. If the decision seems difficult, perhaps you can take comfort that either processor would probably do the job well.

## Future Products

As may be expected, the battle between Intel and Zilog will not stop here. As Zilog is planning the $Z-8$ and $Z-8000$, Intel is working on the 8086 and 8088 . The 8086 will be a high-speed ( 8 MHz clock) 16 -bit processor to be introduced early in 1978. It has been reported that the 8088 , to be released some time later, will be a 16 -bit processor internally, but will use an eightbit external data bus. Eventually, the 8088 may replace the 8085 in many applications. These next-generation processors will fetain basic software compatibility with the 8085 (via assembly-language translation programs) and will also have a similar bus structure.

The 8085 may never have the popularity enjoyed by its predecessor, but its impact on the market will definitely be felt. It is especially cost effective in dedicated controller applications, but it is worth close examination by anyone designing a new system.

## References

1. 8085 Microcomputer Sys. tems User's Manual, Intel Corporation, Publication no. 98-366B, $\$ 5$.
2.8080/8085 Assembly-Language Programming Manual, Intel Corporation, Publication no. 9800301B, \$5.
2. An Introduction to Microcomputers, Osborne and Associates, Vol. II, 2nd edition.

Intel publications are available from: The Intel Corporation, 3065 Bowers Ave., Santa Clara CA 95051.

## the Computer Store

 the store for the professional
## VISIT OUR NEWEST STORE

the Computer Store 130 Broadway, Route 1N Augustine's Plaza Saugus, MA 01906 617-233-8140

The Computer Store is pleased to feature off-the-shelf availablliy ot Apple II, the personal computer.


## Also Featuring:

- Data General microNOVA line
- CROMEMCO
- CENTRONICS

OFF-THE-SHELF DELIVERY

## the Computer Store

Fig.1. ASCII-to-hex data converter.


## RCC'S



With RCC's REX you don't need to buy CPU boards and memory boards and parallel I/O boards and video display boards, and motherboards and serial I/O boards and disk interface boards and cabinets and chassis and keyboards and stuff!
$\Longrightarrow$ REX is the complete small computer, designed for the user who wants to buy a system with enough power to run FORTRAN ... or Disk BASIC . . . or Z80 Assembler

The REX system costs \$2495. Sure that's more than a kit, but look what you get!
Z80A CPU ( 4 MHz ) $\quad$ standard
24 K of RAM $\quad$ standard/ expandable to 64 K right on the motherboard
S-100 Bus
-standard/ up to 5 slots available in basic cabinet. . expansion cabinet available soon
Microfloppy drive rone standard, one optional/ record on both sides of the diskette; 75 K bytes per surface
Bootstrap monitor astandard/ in a 2708 PROM. No switches; no buttons

Powerfail, 60 Hz
standard
timebase \&
vectored interrupts
Black \& white video 引standard/ 128 character set, 24 line, interface $80 \mathrm{char} / \mathrm{line}$, full software video control

DMA channels
Microfloppy interface
ASR-33 type keyboard
Walnut side-panel cabinet
15 Amp power supply
$\Longrightarrow$ Your REX system is shipped assembled, tested and burned-in You just add a video monitor (or an RF modulator and your home TV) and select one of our optional software packages (\$195) and you are computing!
$\Longrightarrow$ Accounting programs, analysis, games . . . no problem! Your basic REX system can handle them. Of course, we offer expansion capabilities too. Options like:


The software is super! Take your choice for $\mathbf{\$ 1 9 5}$ !
$\square$ ANSI FORTRAN IV, Disk Operating System, File Management System, Linking Loader, Text Editor, Utilities \& Diagnostics
$\square$ Extended Disk BASIC, Disk Operating System, Text Editor \& Diagnostics
Z80 Macro Assembler, Disk Operating System, Text Editor \& Diagnostics
See the REX system today at your local computer store. Or call RCC toll free at (800) 553-1863.

| See the Rex at these dealers |  |
| :---: | :---: |
| ARIZONA |  |
| Tempe. | Computerworld, Inc. <br> (602) $944-6070$ |
| Tempe. | Phoenix Group, Inc. (602) 894.1129 |
| CALIFORNIA |  |
| Escondido | Business Enhancement Compuservice (714) 741.6335 |
| Huntington Beach | Cybernetics, Inc (714) 848-1922 |
| Lawndale. | Jade Computer Products $\text { (213) } 679.3313$ |
| San Diego | $\begin{aligned} & \text { Byte Shop } \\ & \text { (714) } 565-8008 \end{aligned}$ |
| San Francisco | Computer Store of San Francisco <br> (4 15) $431-0604$ |
| San Jose | By te Shop III (408) $377-4685$ |
| San Ratael | Byte Shop-Computer Store <br> (415) 457.9311 |
| Santa Clara | $\begin{aligned} & \text { Byte Shop-Computer Store } \\ & \text { (408) 249-4221 } \end{aligned}$ |
| Sherman Oaks | Peoples Computer Shop $\text { (213) } 789.7514$ |
| Tarzana | $\begin{aligned} & \text { Tech-Mart } \\ & \text { (213) } 344-0153 \end{aligned}$ |
| COLORADO |  |
| Englewood | Byte Shop, Inc. (303) 761.6232 |
| IOWA |  |
| Davenport | Computer Store of Davenport (319) 386.3330 |
| KANSAS/MISSOURI |  |
| Overland Park | Personal Computer Center, Inc (913) 649.5942 |
| MARYLAND |  |
| Baitimore. | Computer Workshop of Baltimore, Inc. (301) 486.5350 |
| Rockville | . . . . Computer Workshop, Inc. (301) 468-0455 |
| michigan |  |
| Royal Oak | Computer Mart of Royal Oak (313) 576.0900 |
| minnesota |  |
| Minneapolis | Computer Depot (612) 927.5601 |
| missouri |  |
| Parkville | omputer Workshop of Kansas City, Inc (816) 741.5055 |
| nebraska |  |
| Lincoln | Microtech, Inc. (402) $423-8404$ |
| Omaha | Omaha Computer Store (402) 592 -3590 |
| NEW YORK |  |
| New York | Computer Mart of New York (212) 686-7923 |
| оніо |  |
| Lyons | Affordable Computers <br> (419) 923-2821 |
| Oregon |  |
| Beaverton | $\begin{array}{r} \text { Byte Shop } \\ \text { (503) } 644.2686 \end{array}$ |
| Portiand | $\begin{aligned} & \text { Byte Shop } \\ & \text { (503) } 223-3496 \end{aligned}$ |
| PENNSYLVANIA |  |
| Pittsburgh | Computer Workshop of Pittsburgh, Inc. (4 12) 327.0455 |
| texas |  |
| Dallas | Computer Shops, Inc. (214) 234.3412 |
| Dallas | Rondure Company (214) 630-4621 |
| Houston | Interactive Computers <br> (713) 772.5257 |
| San Antonio | The Computer Shop (512) 828-0553 |
| San Antonio | Computer Solutions $\text { (512) } 828 \cdot 1455$ |
| VIRGINIA |  |
| Springfield | ter Workshop of Northern Virginia, Inc. (703) 321.9047 |
| WASHINGTON |  |
| Bellevue. | $\begin{array}{r} \text { Byte Shop } \\ \text { (206) } 746.0651 \end{array}$ |
| Bellevue. | The Microcomputer Center (206) $455 \cdot 3710$ |
| WISCONSIN |  |
| Janesville | Austin Computers <br> (608) 752-6002 |

## Look To The Horizon. '" The North Star HORIZON Computer.



## HORIZON ${ }^{\mathrm{Tm}}$

To begin programming in extended BASIC, merely add a CRT or hard-copy terminal. HORIZON-1 includes a Z80A processor, 16K RAM, minifloppy TM disk and 12 slot S-100 motherboard with serial terminal interface-all standard equipment.
And, Look To Computer Enterprises For The Lowest Prices \& Fastest Delivery On North Star Horizon Computer System:

|  | Credit <br> Card <br> Price | Cash <br> Discount <br> Price |
| :--- | :--- | ---: |
| \$1439 |  |  |

ALSO: Run TDL Software On Your Horizon...
TDL Package A with Super Basic .. $\mathbf{S} 228$ \$ 219
For Your Serial Terminal:
Lear Siegler ADM-3A (kit) ........S 728 \& 700
Lear Siegler ADM-3A (assembled) . \$ 858 \$ 825
Call Or Write Today For Computer Enterprises' FREE Spring Computerlogue!

| IMSAI PCS-80/30 kit . . . . . . . . . \$1097 | \$1055 |
| :---: | :---: |
| IMSAI PCS-80/15 kit . . . . . . . . . \$ 748 | S 719 |
| IMSAI VIO-C kit . . . . . . . . . . . . . . \$ 297 | S 286 |
| TDL ZPU Board (assembled) ..... \$ 183 | S 176 |
| TDL XITAN ALPHA 1.5 kit ..... \$ 812 | S 781 |
| Seals 8k 250ns RAM (assembled) .. \$ 203 | S 195 |
| Dynabyte 16k 250ns Static RAM (assembled) \$ 577 | \$ 555 |
| Cromemco Z2D kit . . . . . . . . . . . . \$1399 | \$1345 |
| Cromemco Bytesaver less Proms kit \$ 136 | \$ 131 |

Shipping charges: $\mathbf{\$ 1 0}$ per CPU on larger units; $\mathbf{\$ 1 . 5 0}$ per kit. $\mathbf{\$ 2 . 0 0} \mathrm{min}$. per order.
Delivery is stock to 30 days on most items. Shipment is immediate for payment by cashier's check, money order or charge card. Allow 3 weeks for personal checks to clear. N.Y. State residents add approp, sales tax. Availability, prices and specs may change without notice.

P. O. Box 71 Fayetteville, N.Y. 13066 Phone (315) 637-6208 Today!

# Is the Malibu Model 160 the Printer for Your Business System? 

## At $\$ 200$, this may not be a popular hobby printer, but for business, where a 132 -column printer is a must, it's most interesting.

0ne of the most important pieces of peripheral equip. ment for any business system is the printer. During my search for a suitable printer for my system, I was confronted with trade-offs and considerations, but two items remained at the top of the list-dependable operation and speed. I feel that I've obtained both through the purchase of a Malibu printer and would like to share with you some of the fine points,
and a few shortcomings, of the unit.

I am neither a technician nor an engineer; I am a businessman. Even though I had some technical assistance in the preparation of this article, the bulk of the comments here reflect my feelings on how the unit contributes toward making my system the useful tool it is. John Craig suggested that I direct my remarks to other businessmen who might also be
shopping for a hard-copy device.

## General Overview

As mentioned earlier, dependable operation and speed were two of the main considerations, but the added bonuses of quiet operation and styling were also realized with the Malibu unit. Photo 1 shows the styling, which, quite frankly, played a part in my decision (moving that teak cabinet into my office


Photo 1. The Malibu Design Group Model 160 Printer: a good-looking unit.
was almost like adding a fine piece of furniture). The clear plastic cover over the print mechanism, which almost completely seals the entire unit, contributes greatly toward noise reduction. There is, of course, a slot for the paper to come out of the top and enter from the bottom, but the noise escaping from these two openings is minimal and not objectionable. I am sure the soundproofing within the cabinet contributes a lot toward this end.
l've been using my diskbased Imsai system for almost a year now and there have been several instances when l've had to go through the trauma of adding (interfacing) additional devices that hardly ever worked-at first, anywayeven though the additions were installed by experienced technicians from the store where I bought my system. Adding the hardware components of this printer to my system went smoothly. The entire operation took no more than 15 minutes and simply involved removing the cover from the computer, plugging in the S-100 interface board, running a cable over to the printer, plugging it in and turning everything on! (More on the software interface later.)

Prior to the Malibu printer, I had been operating with an ASR-33 Teletype. The difference in speed, print quality and noise level between the two is so vast that l'm only mentioning the Teletype as an after-


Photo 2. Different-sized paper and forms. A big plus for the Malibu.
thought. Comparing the dependability of the two is difficult at this time since l've only been operating the Malibu for a few weeks. Due to the small number of moving parts, I'm confident the Malibu will come out shining in this area.

Printing is done at an incredible 165 characters per second! (Memories of the Teletype surely fan my enthusiasm on this point.) Much of the speed results from the unique combination of hardware and software which allows printing in both directions and determines the shortest distance the printhead has to go to begin printing. This feature is called bidirectional printing.

For example, if a line of 120 characters has just finished printing, and the next line to be printed is 80 characters long, a line feed will be initiated and the 80 -character line will be printed backwards-while the printhead returns to the leftmost (home) position. In many other printers a line feed and head return will take place before the second line is print-ed-resulting in a lot of wasted time.

The print quality and character set were two important considerations in my choice of the Malibu. Several of the printers I looked over during the shopping stage produced very light printouts in comparison. One of the reasons the Malibu provides such dark, high-contrast printing is due to the self-inking ribbon used. Another factor is the Hydra printhead (more on that later).

One of the features I disliked most on other printers I looked at was the absence of descenders (the "tails" of certain lowercase letters actually descending). The Malibu character set provides for these descenders -as all the others should. Fig. 1 is a sample printout.

I'm not particularly thrilled that the unit is a dot matrix, rather than impact printer, but my wallet is happier that I didn't go with the latter.

I've asked several of my customers what they think of the new invoices they have been getting. Generally, the response is that, though they prefer not to get invoices at all, the new ones are quite an improvement over the old (gen-
erated by the Teletype). When I press them for an opinion on the actual characters-and how they are generated (with dots)-the usual response is, "Gosh, I hadn't noticed." So much for the shortcomings of dot-matrix print.

## Miscellaneous Considerations

I dislike reading equipment reports that contain numerous dry specifications. But there are several features of this printer that really should be
mentioned.
The maximum line length is 132 characters, one of the considerations that made me decide on the printer. Several lowcost printers provide 72-character width, but I find that some monthly and quarterly reports practically demand the wider paper. Invoices are prepared on $81 / 2 \cdot \times 11$-inch paper, and the mailing labels I generate for customer mailings are approximately $41 / 2$ inches wide. The variable width tractors are a


Photo 3. Inside the Malibu, the three main printed-circuit boards.

[^0]Fig. 1. Sample printout showing normal and expanded characters. Also note the lowercase characters with descenders.
definite asset. Photo 2 illustrates this capability.

Although I intend to have my computer serviced at a local store, it seems that I could almost make the repairs myself. That is, if I weren't afraid to take the cover off the unit and dig inside, and if I had spare printed-circuit boards.

There are only three boards in the printer to control all the operations (see Photo 3). The first is the logic card that interfaces with the software. (Incidentally, all of the character generation is done in software; therefore, the character set can be easily changed.) The second board controls the motor that feeds the paper and also controls the movement of the printhead. (Software makes the decisions regarding the direction it should take for the fastest print time.) The third board drives the solenoids on the printhead.

There is a fourth interface board, which contains a Z-80 microprocessor. This board is used for connecting the printer to systems other than the S-100 type and provides for two types of interfacing-RS-232 or 8-bit parallel (at speeds from 110 to 9600 baud). My Imsai, quite naturally, uses the S-100 interface board. This board contains the programs, in programmable read-only memory (PROM), for generating the particular characters, handling the line of characters and telling the paper-feed motor when and
how far to advance.
A thumb-wheel switch in the lower left-hand corner of the printer allows the operator to select the number of spaces the paper will be advanced every time there is a FORM FEED command. This is a command from the computer which tells the printer to advance to the next form (e.g., the next invoice to be printed). The switch provides for settings from 1 line to 99 lines.

Photo 4 shows the manual paper-control switches on the cover of the unit. When the FORM FEED switch in the lower right-hand corner is depressed, the paper is advanced to the next page (the number of spaces is determined by the thumb-wheel switches).

Using this feature, the paper can be positioned to a spot called "top-of-form" so that printing will begin in the same position for each page. The LINE FEED switch will cause the paper to be advanced one space for each depression. The other two switches provide for incremental up or down positioning of the paper. No big knobs to turn-just push a button.

There is a particular feature about the ribbon which, although it is small, reflects the thoughtfulness that went into the overall design of this printer. The ribbon is set up to traverse from one side to the other at an angle. The result is that the printhead is continual-


Photo 4. The manual paper-control switches.

Iy using all of the ribbon, rather than just the top or bottom. Since ribbons are such a mess to change, I'm relieved that this
feature will surely extend the life of the ribbon.
The Hydra printhead, shown in Photo 5, is, I've been told, one

## Glossary

8-bit parallel interface: Transferring data from the computer to a device one character at a time, rather than sending each bit of the character at a slower serial rate.
Bidirectional: The ability of a printer to print characters while the printhead is traveling from left to right or from right to left.
Baud: A data transmission term related to the number of bits (BInary digiTS) transmitted in a second.
Character set: The complement, list or table of characters a printer is capable of printing. (With a different PROM the Malibu is capable of generating foreign-language character sets or other specialized applications.)
Descenders: The "tail" on certain letters, such as the j, y, p, g and q .
Dot matrix: The generation of characters by a matrix of dots. Following is an example of how a capital $A$ is generated using a $5 \times 7$ matrix:

$$
\begin{aligned}
& x \\
& x \times \\
& X \quad X \\
& \begin{array}{l}
x \mathrm{xXXX} \\
\mathrm{x} \quad \mathrm{x}
\end{array} \\
& \begin{array}{ll}
x & x \\
x & x \\
x & x
\end{array}
\end{aligned}
$$

Each x represents a dot made by the printhead. Due to the close spacing of the dots, the letters seem to run together into continuous lines.
Head return: The action of the printhead being returned to the home position (i.e., at the extreme left, where each new line begins). The same as a carriage return on a typewriter. Impact printer: A printer that prints characters in the same manner as a typewriter.
Interface: The interconnecting of two devices (e.g., the computer and the printer) so they can work together as part of a system.
Line feed: The action of advancing the paper to the next line to be printed.
Line length: The number of characters that can be printed on a line ( 132 with the Malibu).
Patching: Modifying the software with minor changes so that the operation of a particular device becomes an integral part of the system.
Printhead: An assembly containing seven solenoids activated by electrical impulses to produce the dots that generate the printer's characters.
PROM (programmable read-only memory): A memory element that cannot be modified and can only be read. (All of the mechanical movements and character generation functions are contained in PROM in the Malibu printer.)
Routines: Program segments that are not part of the main program.
RS-232: An interfacing standard between computers and other devices that dictates the voltage levels at which data may be transmitted.
S-100: The "standard 100" pin bus that originated with the Mits Altair 8800 computer and has found widespread use in most microcomputer systems today.
Thumb-wheel switch: A rotary-type switch providing for the selection of a digit from 0 to 9.
Tractors: The devices at each end of the paper that accept the perforated holes in the paper and use those holes for feeding the paper.
of the most reliable and rugged available. Time will be the real test of this component, which is the heart of the printer, but so far l've been impressed with the quality of print it delivers and its rugged constitution. Since the entire unit radiates quality, I have no reason to doubt the claims made about the printhead.

## Software Modifications

When you add a device such as this to your system there are actually two types of interfacing to contend with-the hardware and the software.

Making the printer work with my existing software involved modifying the programs with patches so the printout would be on the Malibu, rather than my Teletype. An experienced programmer took care of these modifications in a three-to-four-hour period. He explained to me that the task could have been very difficult if I did not have well-designed software.

Basically, the modifications involved changing the programs (making patches) so when printing is desired, control is transferred to the routines in PROM (provided by Malibu) on the interface board that
handle character generation, line handling and paper-feed functions.

## Closing Thoughts

The primary use for this printer in my business (restaurant supply) is for generating monthly reports, customer billing, mailing labels and some accounts payable. It handles all of these jobs without a hitch. Because it is a dot matrix printer I'm not certain that it would be as satisfactory if my requirements included large quantities of textual material. However, I intend to try it with some customer bulletins in the future. For such applications, an uppercase and lowercase impact printer may be a better choice.

I don't normally sit down to write reports on products I have bought, but I was very impressed with this printer. I'm still fascinated with the speed of the unit and appreciate the quality of the print.

I enjoy the finer things in life; I drive a 27-year-old Cadillac, and the quality built into that car will very likely keep it on the road for another 27 years. I feel the same way about the quality built into the Malibu printer.


Photo 5. The heart of the printer: a high-reliability Hydra printhead.

The suggested list price for the Model 160 Line Printer is $\$ 1995$ (which is very close to $\$ 2000$ ). For further information, contact: Malibu Design Group, Inc., 21110 G Nordoff St., Chatsworth CA 91311, (213) 998-7694.

For Your SWTP 6800 Computer ...

the


- 4

only
shipping paid


## The LFD-400 is ready to plug in and run the moment you receive it. Nothing else to buy! Not even extra memory!

 YOU GET:(1) The popular Shugart SA 400 minifloppy ${ }^{\text {Tw }}$ drive. Drive alignment is double checked by PerCom before shipment.
(2) The drive power supply - fully assembled and tested.

3 LFD-400 Controller/Interface-plugs into the SS-50 bus accommodates three 2708 EPROMs - fully assembled and tested.
(4) MINIDOS ${ }^{\text {™ }}$ - the remarkable LFD-400 disk operating system on a 2708 EPROM • plugs into the LFD-400 Controller card • no extra memory required • no "booting" needed.
(5) Attractive metal enclosure.

6 Interconnecting cable-fully assembled and tested.
7 Two diskettes-one blank, the other containing numerous software routines including patches for SWTP 8K BASIC and the TSC Editor/Assembler.
(8) 70-page instruction manual-includes operating instructions, schematics, service procedures, and the complete listing of MINIDOS ${ }^{\text {™ }}$.
(9) Technical Memo updates-helpful hints which supplement the manual instructions.
(10) 90-day limited warranty.

MINIDOS is a trademark of PERCOM Data Company, Inc
The LFD-400 is readily expanded to either two or three drives. Write for details. Send for our free brochure for more information about the LFD-400 Floppy Disk System and LFD-400 software.
To save you money, the LFD-400 Floppy Disk System is available only from PerCom. Because of the special pricing, group and dealer discounts are not available.

MC and VISA welcome. COD orders require 30\% deposit plus 5\% handling charge. Allow three extra weeks if payment is by personal check. The LFD-400 Floppy Disk System is available immediately. Allow three weeks for testing and transportation. Texas residents add 5\% sales tax.

PERCOM'w 'peripherals for personal computing'


# The Great Computer Conspiracy 

You've heard that some people are afraid of computers? Maybe they have good reason to be.

## Clint H. Woeltjen <br> La Habra CA

guess it was bound to happen sooner or later with the office computer having access to billing as well as a telephone link to the lab computer, the new gigabyte memory and the new, unproven heuristic-algorithm operating system. We should have guessed that it was up to something when the auditor's computer started finding discrepancies in our records. No mere human could possibly
have circumvented the system.

It began one day last March. The computer ordered several hundred more TTL ICs than we actually needed for the project at hand. We could find no programming error, so assumed human error or a temporary hardware malfunction and waited for it to show up again. Meanwhile, the extra ICs never made it to the lab. A mobile manipulator (we call them robots for want of a better term) had been sent to ship-
ping and receiving to pick them up, but had returned empty handed. The plant is almost entirely automated, requiring only a few engineers and supervisory personnel.

The shipping-and-receiving administrator remembered seeing the package earlier, but didn't actually see the robot pick it up. Of course, you can't question one of our robots; they have only enough memory for the task at hand, so they can't be expected to remember previous jobs. Nor did we think of
questioning the computer; after all, a computer only does what it's programmed to do (anyway, what would a computer possibly want with a bunch of ICs?). We deduced that it was employee theft, but no one would admit to having done it. We beefed up our security system (controlled by the office computer), which caused employees' morale to drop, which caused their efficiency to drop, which caused us to fall behind on several key contracts, which caused us to
jecome overloaded with nork, which caused us to discontinue the security ystem.
A week later, we received receipt for a megabyte nemory that no one could emember ordering, or paying or. We checked our records and found the order, but it radn't been initialed proprly, so we couldn't tell who lad ordered it. Of course, hings like that aren't suplosed to happen. The office omputer is supposed to heck for proper initials beore printing the check and nailing the order. As we were iverworked at the time, howver, no one noticed the comluter's error. This time, we an a thorough diagnostic irogram, but were unable to ind the bug. We didn't ealize then how easy it was or a sophisticated computer o lie, its own program upplying all of the proper esponses while the diagnostic asted harmlessly in memory. is happened before, the legabyte of memory disppeared.
Then the circuit-board inpector got in trouble for not sking the computer to order dditional circuit-board mateal. He claimed that there ad been two extra boxes of re-cut boards just yesterday; o we programmed a more xtensive security program, ccluding video input of the ntire lab area. This time, we idn't let the employes in on the upgraded secuity plan, and to make sure hat no one might let it slip, I id all of the programming iyself. As usual, the entire ystem was controlled comletely by the office comluter. We used the office omputer rather than the lab omputer because the men in he lab didn't have access to he office computer and ouldn't change the program $f$ they found out. Of course, ve didn't know that the ofice computer and the lab omputer were friends and xchanged programs whenver they felt like it.

The next day, a considerable amount of microcomputer hardware was missing, including a video terminal, several UARTs and some obsolete Z-80 microprocessors. We checked the videotapes but found nothing; the camera set up to record that part of the lab had been unplugged and the videotape erased. The night watchman claimed that he hadn't seen anyone enter or leave the building all night, but after all, he's only human and can't be in two places at once.

We were beginning to suspect that the stolen material hadn't left the building. We also noted that all that was needed to build a complete microcomputer out of the stolen material was a power supply. I instructed the lab computer to build such a supply, and left it out on the lab bench before leaving for the night. That afternoon, I also removed the cameras and deleted the security program. I had the lab administrator punch out for me, but I stayed behind in the lab. I hid within view of the bench containing the power supply and waited.

Shortly after the last employee checked out, I saw one of the robots roll across the floor, remove the power supply and head toward the lab storage area. Meanwhile, another robot had moved some boxes and was removing a metal wall plate that was normally hidden by the relocated equipment. In our earlier search we had noted the panel, but had assumed that it was an electrical maintenance panel and ignored it. I watched as the first robot arrived with the power supply, installed it and turned it on. In the recess was a microcomputer, complete with a video terminal (which indicates to me at least that the robot didn't intend to keep it a secret forever), and on the display was printed the mnemonic "DAD DE."

I didn't have the heart to turn it off.

## the Computer Store

the store for the professional


## CENTRONICS MICROPRINTER

- Low Cost
- Small Size

Quiet

- 180 Lines/Minute
- $5 \times 8$ Dot Matrix
- Elongated Characters
- Parallel Interface (P1)
- Serial Interface (SI)

AVAILABLE: OFF-THE-SHELF<br>PERFECT FOR THE APPLE II COMPUTER

## Also Featuring:

- Data General microNOVA line - CROMEMCO
- APPLE
- WANG
- COMPUCOLOR

OFF-THE-SHELF DELIVERY
New Opening: 130 Broadway, Rt 1 N Augustine's Plaza Saugus, Ma 01906 617-233-8140

## the Computer Store

120 Cambridge St. Burlington MA 01803 617-272-8770

63 S. Main St.
Windsor Locks CT 06096
203-627-0188


## Meet The North Star Family

THE NORTH STAR S-100 FAMILY-four high performance products at attractive low prices. Our boards are designed for use in the North Star HORIZON computer and other S-100 bus computers using 8080 or Z80 processors. Visit your computer store for a demonstration, or write for our free color catalog.

## 16K RAM BOARD

No other S-100 bus memory can match the performance of the North Star 16K RAM at any price. This low-power board has been designed to work at full speed (no wait states), even at 4 MHz with both Z80 and 8080 systems. Memory refresh is invisible to the processor, bank switching is provided and addressability is switch selectable in two 8 K sections. Best of all, a parity check option is available. Kit: \$399. Assembled: \$459. Parity Option - kit: \$39. Assembled: \$59.

## MICRO DISK SYSTEM

The North Star MDS is a complete floppy disk system with all hardware and software needed to add floppy disk memory and a powerful disk BASIC to S-100 bus computers. The North Star MDS is widely considered one of the best designed and most complete $\mathrm{S}-100$ bus products
available. The MDS includes the S-100 interface board with on-board PROM for system startup, Shugart minifloppy disk drive, cabling and connectors, and DOS and BASIC software on diskette. Kit: \$699. Assembled: \$799. Additional drive - Kit: $\$ 400$. Assembled: $\$ 450$. Single Drive Cabinet: \$39. Optional Power Supply: \$39.

## Z80A PROCESSOR BOARD

The North Star ZPB brings the full speed, 4 MHz Z80A microprocessor to the $\mathrm{S}-100$ bus. Execution is more than twice the speed of an 8080, and the ZPB operates in systems both with and without front panels. The ZPB includes vectored interrupts, auto-jump startup, and space for 1K of on-board EPROM. Kit: \$199. Assembled: \$259. EPROM Option - kit: \$49. Assembled: \$69.

## HARDWARE FLOATING POINT BOARD

If you do number crunching, then this board is for you. The FPB performs high-speed floating point add, subtract, multiply and divide with selectable precision up to 14 decimal digits. Arithmetic is up to 50 times faster than 8080 software, and BASIC programs can execute up to 10 times faster. A version of North Star BASIC is included. Kit: $\$ 259$. Assembled: $\$ 359$. Prices subject to change.

# Personal Computer Shows 

## A visitor to the San Jose show suggests that organizers and exhibitors bring showmanship and general appeal to future computer shows.

Paul J. Terrell
BYTE, Inc.
1261 Birchwood Dr.
Sunnyvale CA 94086

We're growing up as an industry. That was the undertone of the recently held second annual West Coast Computer Faire. Having been an observer and participant for the past two years at computer faires, shows, swap meets, etc., I noticed that something was obviously different in San Jose. The throngs of people were there, and I judged from conversations with manufacturers that the sales level of products was just as brisk, but something was different. But what?

Electricity ... it was in the walls, feeding the computer displays, but it wasn't in the air. The excitement and anticipation of new products from major manufacturers was missing. Radio Shack, Heathkit, and Commodore had long since made their debut. IBM displayed the 1510 computer, but at $\$ 18,000$, no one was beating a path to their door.

Electricity is also generated by clever new inventions, but they were in short supply at the Faire. Lots of "me too" products were on display ... whatever happened to our creativity? Dynabyte put robots on display and dilithium Press released its new publication, Robots on Our Doorstep, but both only hinted at what's to come. That leads me to the real message in this article: the maturation of our market.

If our industry trade shows are intended for the insidersthe retailers, computer jocks


Paul J. Terrell
and technically elite-to share innovations in product design and make purchases for the next quarter- or half-year sales, then we owe it to the general public not to invite them.

If our shows are intended for the general public to increase their awareness of personal computing, then we owe it to our industry to give some thought to the educational aspects of the displays we exhibit and, in general, to the whole theme of the show.

Electricity was taken out of the air by a confused and bewildered public audience that couldn't get close enough to the displays they would have enjoyed if they had been told what they were seeing. It's a bit confusing to pass from the IBM booth with $\$ 18,000$ computers to the Jade booth with $\$ 2$ connectors and try to understand the relationship.

At the San Francisco Boat Show a person can spend $\$ 3$ for an afternoon of entertainment and education in one of Amer-
ica's favorite pastimes. Isn't that what we want of our in. dustry?

At the Consumer Electronics Show the public isn't invited and the guests are grouped according to their buying power by brightly colored badges that distinguish the tire kickers from the chain-store buyers.
We had all the elements at the Computer Faire for a most enjoyable time-technical seminars for education, contests of computer chess for entertainment and display of new products to ponder and pur-chase-but something was missing. It's the same thing that is missing in most computer stores today: a guided tour ... a menu . . . a flowchart. We need to display in the most obvious ways if we are going to bring our secrets of high technology to the public.

As our market matures from the technical activist to the consumer, so should our showmanship. Let's invite everyone to experience the personal-
computer evolution in a format understandable to all. Let's bring back "The Greatest Show on Earth" in the form of "Computer Expo."

Let's not forget the obvious help available from the product we display. Business Week called them "smart machines"; seems to me they should display, entertain and sell themselves. "Isn't that right, HAL?'" (HAL is the computer renegade that took over the spaceship and plotted the destruction of its master in the movie 2001: A Space Odyssey.)

While push went to shove on the exhibit floor of Computer Faire, plans for a U.S. Personal Computer Show were being presented in a dimly lit suite at the Holiday Inn. The significant point was the format of manufactures being grouped in industry segments (hobby, home entertainment, small business, education and industrial). The product presentations were more an education on computers in the home, business, industry, etc., than attributes of one machine versus the next. Contests and interaction of man and machine were most obvious in the home-entertainment area. Retailers were in storefronts and classes on computer applications were filled with the naive.

With an organized and concerted effort we could bring this "Computer Expo" of the future to Main Street, U.S.A., today. Let's get the organizers and showmen of personal computing together. In combination, their resources would give you and me "The Greatest Show on Earth" in the 1970s.


# Cross-Country Balloon Trip 

Take flight with this very entertaining game for you and your SR-52.

LBL E
CMs

- RCL $99=x^{2} \sqrt[x]{y} 7=$ STO 99

1001 HLT
LBL A
RCL $99-.2=$
if $\operatorname{pos} 9$ '
12 SBR 1 ' GTO 2 ,
LBL 9 '
45-3 SBR 1 ,
if pos 2 ,
$+360=$
LBL ${ }^{2}$ '
STO 01
1 SUM 19
SBR 1' STO 00
$\div 100+$ RCL $01=$ Fix 2
iNV st flg 0 HLT
LBL B
if flg 03 ,
fix 0 D.MS STO 04
$-1=\mathrm{X}(\mathrm{RCL}+/-+19)=$
INV if pos $3^{\prime}$
RCL 04 PR OD 00
RCL 01 P/R D.MS SUM 03
RCL 00 D.MS SUM 02
(RCL 02-1001) $x^{2}+$ RCL $03 x^{2}=\sqrt{x}$
$-15=$
if pos 4 ,
RCL 19 A' HLT
LBL 4'
$+15=$
st flg 0 HLT
LBL ${ }^{3}$ '
INV fix $1 \div 3=$ A' HLT
LBL 1 '
LBL $1 \times$
X $30 \times\left(\left(7 y^{x} 9 \times\right.\right.$ RCL 99 X
$99 \times .00001$ ) $-($ RCL -.5$)$
fix 0 D.MS) STO $99=$ D.MS rtn

## Initialization

Error section
-.5 )

Clear registers R00 thru R19
Process input and store for "seed"
Display 1001 and wait
Each press of A brings a new day . .
Using subroutine 1', find direction wind blows toward. Easterly is heavily favored.

Subroutine 1' was adapted from Peter Stark's pseudo random number generator in "SUBMARINE"
(KILOBAUD Feb 1977 p. 70)
Store direction in R01 $(\Theta)$
Count days (increment R19)
Find wind velocity ( 0 to 30 ) and store
Display wind direction and velocity
Authorize a launch and wait
Press B to launch the balloon
Error if launch not allowed
Round input to nearest integer and store
Check size of rounded input. Error if less than 1 or greater than 20
Distance travelled ( r ) is now in R00
Convert to rect. coords. Store y in R03
Store x in R02
Compute distance from goal
Closer than 15 ?
If no, continue the game
Game over! Flash number of days
Game continues
Repair distance to goal
Revoke launch permit and wait
Flash . 3333333333
ode switch must be set at " $D$ "

$\mathbf{Y}$our balloon starts 1001 miles (use kilometers if you wish) due west from your goal. Each day you are given the wind direction and velocity and decide whether or not to launch. If you choose to launch, you decide how long to stay aloft (from 1 to 20 hours). The game ends if you land closer than 15 miles from the goal. The number of days is flashed.

You will need paper, pencil, protractor and ruler. Using any appropriate scale, locate the goal 1001 miles due east from the start. The program uses the convention for directions that is shown in Fig. 1.

1. To begin a game, load the program and enter any number ( 6 digits or so).
2. Press E. The display will show 1001, your distance from the goal.
3. Press A. The display shows the direction in which the wind is blowing and its velocity. The format is ddd.vv. Note: the wind blows mostly in an easterly direction. In fact, $85 \%$ of the wind direction will be between 315 and 45 (SE to NE). Of course, any game may differ from these expectations.

4. Make launch decision. If no, go to step \#3 for next day's wind. If yes, enter a whole number from 1 to 20 and press B. Your balloon will travel that many hours. The display shows how far from the goal you landed. Plot your trip carefully. Go to step \#3.
5. If you land closer than 15 miles from the goal, the display flashes the number of days. Press CE to stop the flashing. Go to step \#2 for a new game. Flashing .3333333333 indicates an error (like if you specify a 22 hour flight). Press CE and try again.

(In terms of rectangular coordinates, you start at 0,0 ; the goal is at $1001,0$. )

Fig. 1. Conventional compass directions are used to form game board.

| $(\mathrm{R} 99=0)$ | Enter | Press | Display |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 1977 | E | 1001 354.12 |  |
|  | 20 | B | 762 |  |
|  | 20 | B | 516 |  |
|  |  | A | 337.28 |  |
|  |  | A | 327.20 333.18 |  |
|  |  | A | 7.18 |  |
|  | 20 | ${ }^{\text {B }}$ | 157 |  |
|  |  | A | 318.24 42.10 |  |
|  |  | A | 6.27 |  |
|  | 4 | B | $\begin{aligned} & 53 \\ & 342.09 \end{aligned}$ |  |
|  |  | A | 349.28 |  |
|  |  | A | 352.14 |  |
|  |  | A | 18.15 |  |
|  |  | A | Flashing 14 | You arrived within the goal circle in 14 days. |
|  | 13 | B | Flashing 14 | You arrived within the goal circle in 14 days. <br> Final location was $(998,3)$. |
|  | Enter | Press | Display |  |
| $(\mathrm{R99}=0)$ | 354 | E | 1001 |  |
|  | 20 | A | 352.23 549 |  |
|  |  | A | 36.19 |  |
|  | 20 | B | 286 |  |
|  | 20 | B | 167 |  |
|  | A | A | 205.12 |  |
|  |  | A | ${ }_{23.18}$ |  |
|  |  | A | 10.01 |  |
|  |  | A | 269.16 |  |
|  |  | A | 325.11 |  |
|  | 15 | B | Flashing 9 |  |
|  | Enter | Press | Display |  |
| $(\mathrm{R99}=0)$ | 408 | E | 1001 |  |
|  | 20 | A | 820.14 |  |
|  |  | A | 353.01 |  |
|  |  | A | 180.05 |  |
|  |  | A | 180.21 39.03 |  |
|  |  | A | 8.09 |  |
|  | 20 | B | 628 |  |
|  |  | A | 40.14 |  |
|  | 20 | B | 396 |  |
|  |  | A | 315.16 |  |
|  | 18 | B | 262 |  |
|  |  | A | 349.17 40.15 |  |
|  | 10 | B | 113 |  |
|  |  | A | 348.11 |  |
|  |  | A | 343.02 |  |
|  |  | A | 306.26 |  |
|  |  | A | 25.05 |  |
|  |  | A | 134.10 |  |
|  | 12 | B ${ }^{\text {B }}$ | $\begin{aligned} & 159 \\ & .333333333 \end{aligned}$ | hing. Press CE |
|  |  | A | 357.00 |  |
|  |  | A | 335.17 |  |
|  |  | A | 340.21 |  |
|  |  | A | 9.25 |  |
|  |  | A | 330.14 |  |
|  |  | A | 322.09 25.07 |  |
|  | 13 | B | Flashing 25 |  |
|  |  |  |  | Reached the goal in 25 days. <br> Final location: $(\mathbf{1 0 0 1}, 5)$ |
|  | Sample runs. |  |  |  |

## TELETYPE MODEL 33 ASR

COMPUTER I/0 COMPLETE WITH:


## 0 B

teletypewriter communications specialists
550 Springfield Avenue - Berkeley Heights, N. J. 07922 (201) 464-5310 - TWX: 710-986-3016 - TELEX: 13-6479

# Here's how the Computer Workshop works for you. 

Our clients get the whole thingtotal systems engineering. We can help you with evaluation and development of requirements for data processing and associated hardware, or give you management assistance in developing systems. We'll develop and design computer systems, and we'll design, organize and manage special training programs for your staff.

So even if your needs are minimal right now, we can be a big help. Then as your needs grow, you'll know where to come.

## TheComputerWorkshop

Here are some of the firms we represent: Alpha Microsystems North Star Computers Cromemco Polymorphic Systems Digital Systems Seals Electronics Gimix, Inc. Icom

Smoke Signal Br
Southwest Technical Products Corp. Industrial Micro Systems Technical Design Labs International Data Systems, Inc. Vector Graphics Lear Seigler Microcomputer Business Systems Micro Term, Inc.


[^1]
"INDUSTRIAL" WIRE WRAPPING TOOL
Model BW 520 is a battery operated wire-wrapping tool, also available in reversible models for wrapping and unwrapping operations. The rechargeable nickel cadmium battery is self contained in the handle of the tool. Also available with "Backforce" device to prevent overwrapping.
Uses any 24AWG thru 32AWG wrapping bits and sleeves.


OK MACHINE \& TOOL CORPORATION
3455 Conner St., Bronx, N.Y. 10475 / (212) 994-6600 / Telex 125091
Model BW928
NEW


BATIERY WIREWRAPPING 1001

ONLY


BATTERIES NOT INCLUDED

BIT \& SLEEVE NOT INCLUDED


## "HOBBY"

## WIRE WRAPPING TOOL

For AWG 30, .025" (0.63mm) sq post, "MODIFIED" wrap, positive indexing, anti-overwrapping device.

05
OK MACHINE \& TOOL CORPORATION
3455 Conner St. Bronx, N Y 10475 / (212) 994-6600 / Telex 125091

Model BW520
NEW

> BATIERY WIREWRAPPING TOOL $\$ 108.70$ BATTERIES INCLUDED

BIT \& SLEEVE NOT INCLUDED

## oc.

## "INSTALLATION AND FIELD SERVICE'" WIRE WRAPPING TOOL

Model BW 928 is a battery operated wire wrapping tool, also available in reversible models for wrapping and unwrapping operations. Exceptionally useful for installation and field service work, or small produc tion jobs. Available with "Backforce" device to prevent overwrapping.
Uses any 24AWG thru 32AWG wrapping bits and sleeves.


OK MACHINE \& TOOL CORPORATION
3455 Conner St. Bronx, N Y 10475 / (212) $994-6600$ /Telex 125091


# Transfer Vectors vs <br> <br> Absolute Addressing 

 <br> <br> Absolute Addressing}

## You can save memory by reusing program modules and algorithms.

## William Nichparenko

Sunick Systems
185 Summit Dr.

Santa Cruz CA 95060
Those of you involved in heavy assembly language programming will find Bill's article very worthwhile. He's
discussing the technique of using transfer vectors which, incidentally, was the subject of an article by Art Childs in Issue \#1 of Kilobaud. Art discussed the use of the
transfer vector with regard to accessing I/O routines ... Bill's approach deals with using the transfer vector as opposed to absolute addressing. - John.
f you are not fortunate enough to have a sophisticated operating system, but would like to have some modular software that you can use with ease, the follow-

|  |  | Assembly Language |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Operation Code | Label | Mnemonic | Operand | Comment |
|  |  |  | ORG | \$6F7 | ORIGIN FOR OBJECT CODE |
|  | 7E 0802 |  | JMP | C | JUMP TO LABEL C |
|  | 7E 07FA |  | JMP | B | JUMP TO LABEL B |
|  | 7 E 0721 |  | JMP |  | JUMP TO LABEL A |
|  | CE E000 | Z | ${ }_{\mathrm{X}}^{\text {LDX }}$ | \$E000 | BEGIN PRINT A ACCUM. SUB |
|  | X X X XXX |  |  |  | $\begin{aligned} & \text { X X } \\ & \text { X } \end{aligned}$ |
|  | 7D 01FF | A | TST | \$1FF | BEGIN CARRIAGE MOVE SUB |
|  |  |  |  |  |  |
|  | 861 F | ${ }_{\text {B }}^{\text {B }}$ | LDAA | \#\$1F | BEGIN END OF LINE CHECK SUB |
|  | $39{ }^{\text {B1 }}$ |  | RTS |  | RETURN TO MAIN PROGRAM |

ing method may be of interest to you.

## The Problem

Suppose you have a software module called Printer Control (known as the base module from here on). Fig. 1 is arranged so that the assembly language representation of the module and the object code (or machine language) that it generates are adjacent for easy comparison. This module has a reference entry point of 700 hexadecimal, used whenever entering the module by itself. The purpose of the module is to take a byte of information in the A accumulator, operate on it, and return to the main program when completed. This base module contains various subroutines within it
(for illustration purposes cal these subroutines $A, B, C$ ) that are useful to other modules. For example, a TAB module, entirely separate from the Printer Control module, may want to use subroutine A of the base module to perform a carriage movement without printing any letters. The problem that arises is that other modules, not having been assembled at the same time as the base module, must call the subroutines A, B, and C by absolute addresses (i.e., a machine code value in hex or octal as opposed to a symbolic address). This is fine as long as none of the addresses in our base module change. Unfortunately, any time you want to modify the base module, many of the sub-
routine call addresses in all the other modules using the base module subroutines may have to be changed. This is a time consuming and error prone process.

## The Solution

A simple solution is to place a transfer vector (a collection of jump commands pointing to the locations of assembly language subroutine labels A, B, C) in front of the module's object code. The absolute address of the transfer vector never changes, but the addresses within the module that correspond to subroutines $A, B$, and $C$ are changed every time the module is altered and reassembled.

If new subroutines are added to the module, a new
bytes of memory are needed for each new jump instruction). Note also how the absolute addresses of each subroutine have changed, and how the corresponding jump command operands in the transfer vector have changed accordingly. A subroutine call to location 6FA will enable the use of subroutine $B$ in either the old or the new edition of the base module.

Fig. 3 shows how the base module can be used in any one of the three possible modes. The first mode is a direct call to the base module at location 700 hexadecimal. This uses the full capability of the base module to call each of the three subroutines $A, B, C$ as needed. An important point to note is that each of the subroutines within the

| New routine added. | Machine Language |  | Label | Assembly Language |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Hex | Operation |  |  |  | Comment |
|  | Location |  |  | $\begin{aligned} & \text { Mnem } \\ & \text { ORG } \end{aligned}$ | \$6F4 | ORIGIN FOR OBJECT CODE |
|  | 6F4 | 7E 0762 |  | JMP | D | JUMP TO LABEL D |
| Old | 6 F 7 | 7 E 0843 |  | JMP | C | JUMP TO LABEL C |
| addresses | 6FA | 7 E 0811 |  | JMP | B | JUMP TO LABEL B |
| still valid. | 6FD | 7 E 0721 |  | JMP | A | JUMP TO LABEL A |
| Entry pointunchanged. |  | CE E000 | Z | LDX | \$E000 | BEGIN PRINT A ACCUM. SUB |
|  | X | XXX |  | X | X | XX |
|  |  | X X X |  | X | X | X X |
|  | 721 | 7D 01FF | A | TST | \$1FF | BEGIN CARRIAGE MOVE SUB. |
|  | 762 | BB E000 | D | ADDA | \$E000 | BEGIN PAPER OUT CHECK SUB |
|  | 811 | 861 F | B | LDAA | \# $\$ 1 \mathrm{~F}$ $\$ 7 \mathrm{~A} 0$ | BEGIN PAPER M |
|  | 921 | $39{ }^{\text {B1 }}$ |  | RTS |  | RETURN TO MAIN PROGRAM |

Fig. 2. Address changes with new subrout ine (D).


Fig. 3. Various uses of base module.
jump instruction is appended to the transfer vector so as to not change the absolute addresses of the jump instructions contained in its earlier versions. The only thing that need be remembered is to arrange the assembler origin such that the reference entry point to the module does not change.

Fig. 2 shows how various addresses might change with addition of a new subroutine, labeled $D$, to the module. Note that a new assembler origin of 6F4 is necessary to maintain the absolute addresses of the old transfer vector and the reference entry point of the base module (three additional
base module must have its own return command in order to be useful outside the base module. Upon completion, the base module returns control to the main program.

The next call from the main program illustrates the use of the transfer vector to call subroutine B in the base module. Finally a direct call to subroutine C at its absolute address illustrates what we are trying to avoid by the use of a transfer vector. If the address of C changes due to a modification in the base module, so must the absolute call in every main program that uses subroutine C directly.

## IOHSSON

CDMPUTER P．О．BOX 523，MEDINA，OHIO 44256 （216）725－4560

FINALLY！
HDE inc．FLEXIBLE DISK SYSTEM FOR KIM Features：
＊Top Quality Industrial Grade Controller ＊Proven High Reliability Disc Drive
＊Line－Numbered Text Entry and Editing
＊A Powerful Command Structure
＊Adaptation to any 6500 Based System
＊Capability for User Defined Commands
＊Complete Compatibility with KIM
＊Multiple Resident Files
＊Indexed and Non－Indexed Disk Storage
Complete 90 Day Parts and Labor Warranty
HDE FILE ORIENTATED DISK SYSTEM
＂FODS＂
Includes：
＊Full Size Sykes Drive
＊6502 Based Controller
＊Power Supply
＊FODS Software
＊Cables，Interface Card
＊User Manual

## HIGH RESOLUTION GRAPHICS

In response to your requests， we now offer the K－1008，a Dot Matrix display board $(320 H \times$ 200V）for the KIM－1．

But－we didn＇t stop there．We also call it an 8 K memory board， directly connected to your KIM－1． Full read／write with no wait states or snow ever．

And－we made it low power to reduce system costs．In fact our 18 watt K－1000 power supply can typically power your KIM－1 plus 32K of K－1008 memory．

How to use it－The K－1008 visible memory only needs a power supply and a KIM－1 to function as memory．Add a stan－ dard monitor and you have high resolution graphics for diagrams， graphs，even variable font text up to 22 lines of 53 characters． K－1008 Assembled／Tested
$\$ 289.00$ board $\$ 40.00$
Graphic Software Listing
$\$ 20.00$
K－1000 power supply $\$ 40.00$
K－1005 5 slot card file $\$ 69.00$
Micro Technology Unlimited P．O．Box 4596
Manchester，N．H． 03103


AN INTRODUCTION MICROPROCESSOR TO PERSONAL AND BUSINESS COMPUTING

Rodnay Zaks－Austin Lesea Ref C200
$\$ 6.95$
This introductory text is aimed at answering the basic question：＂What do I need in order to．．．？＂ It covers applications，peripherals，existing systems， how to assemble them．How to choose．The real cost of a system．The software．Is a floppy sufficient for a mailing list？ Build or buy？


Austin Lesea－Rodnay Zaks 416 pp．，ref C207 $\$ 9.95$ TO ORDER
－BY PHONE：call（415）848－8233
BankAmericard／Mastercharge accepted
－SHIPPING：no charge when payment included．
ADD：\＄1．00／book for fast shipping．
－TAX：in California，add sales tax． －OVERSEAS：
SYBEX－EUROPE， 313 rue Lecourbe，
2020 Milvia St． Berkeley，
Callf 94704

## LEXICON

\＄2．95
110 pp．，pocket－size，ref X1
ALL THE DEFINITIONS AND ACRONYMS A complete dictionary，PLUS：part numbers， signals，for S100．RS232，IEEE 488，addresses．

## SELF－STUDY COURSES

Each course includes a book plus 2 cassettes （can be played on any cassette recorder at home，in the car，at the office．）
S1－INTRODUCTION TO MICROPROCESSORS
$21 / 2$ hours．Basic introductory course，
S2－PROGRAMMING MICROPROCESSORS

## A MICROPROGRAMMED

## APL IMPLEMENTATION

Rodnay Zaks 320 pp．，ref Z－10
The complete design of a real APL interpreter，including theory， parsing，operators，dynamic block management，actual listing．
NAME $\qquad$ POSITION
COMPANY
ADDRESS
CITY $\qquad$ STATE／ZIP
C201－C207 ロC200 ロX1 ロZ10 ロOTHER
$\square$ Payment enclosed $\square$ Bill company $\square$ Bill me ADD $\$ 1.00$／BOOK FOR FAST SHIPPING
$\square$ charge my $\square$ Visa $\square$ Master charge
$\square$ Number $\qquad$ Exp date
$\qquad$
FREE CATALOG／ORDER FORM


They said it couldn't be done, BUT WE DID IT!
\#1920-Star Trek-Locate and destroy the Klingons in 30 Stardates. Full 64 quadrant game with in Phasors, Photon Torpedoes. Shields, etc.
\#2321-Wumpus - The original Wumpus game with 20 rooms, Super Bats, Bottomless Pits and, of course, the Wumpus.
\#0413 -Digital Mastermind-A challenging game of logic where you determine the computer's number in 10 tries, with or without hints.
\#0612 File Locator-Displays the locations of programs stored on a cassette. (Have you ever tried to write the name and location of 5 or more on those tiny labels?)
\#1518 -Oriental Rings - Another game of logic where you move 8 rings from 1 post to another without moving a smaller one on to a larger one. It isn't easyl
\#0218 -Biorhythm - Join in the fun of one of today's biggest rages. Graphically plots all 3 cycles for 2 months on the screen at one time
Coming soon! All-Star Baseball-Full 9 inning game for 2 players
In the works! An adapter to interface 2 cassette decks to Level-1 BASIC. Read from one and write to the other!
All programs run in $4-\mathrm{K}$ memory with Level-I BASIC.
 clude $\$ .50$ for each program for postage and handling. Check. Money Order, Visa or Master Charge only. No C.O.D

Esstoo-Deetoo Products E29
P.O. Box 6128 Shreveport, LA 71106


## THINKING OF MANUFACTURING?

If you are about to foist a fantastic product on the multitudes of gullible computerists out there you will want to see if you can get on our mailing list for the Kilobaud Knewsletter for Klubs, Dealers and the Microcomputer Industry. This continuing bunch of gratuitous advice from Wayne Green will tell you how to run your business, make a club grow, and a lot of other things you'd rather not know . . . or probably know better than Wayne anyway. The Knewsletter has one sterling benefit . . . it's free, and worth maybe half that. Write Kilobaud Avuncular Advice Knewsletter, Peterborough NH $03458 \ldots$ and wait.

# Error Correcting Codes 

## Error correcting codes are a software technique for detecting and correcting hardware errors that sometimes occur in data-transmission systems.

Most of us are familiar with detecting errors using a parity bit. The ASCII 7-bit code is usually accompanied by an 8th bit which is set either as 0 or 1 depending on whether the first 7 bits have an even or odd number of bits turned on (or set to 1). The kind of parity is either even or odd depending on whether or not the entire 8 bits have an even or odd number of bits on. Since the 8th bit is set on or off as a result of the first 7 bits, every set of 8 bits can be sent with the identical parity. At the receiving end, all we need to do is check each 8 -bit string for its parity; when one comes along with the wrong parity, we have detected an error. Unfortunately, we have no idea which bit has been clobbered in the channel, and therefore we must request that the string be retransmitted.

Checksums perform the same sort of basic function (detecting errors), but they
too suffer from the inability to indicate where the error(s) occurred. Also, since checksums occur after several strings of bits have been sent, a checksum error means that the whole message must be resent. If the channel is

| bit 1 | bit 2 | result |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |

Table 1. Truth table for the Exclusive OR operation.
One way to interpret this operation is to view the result as a parity bit which results in even parity. Thus, if we have a string of bits such as 001011 and perform the Exclusive $O R \quad 0 \oplus 0 \oplus 1 \oplus 0 \oplus 1 \oplus 1$ the result would be 1. Being able to do Exclusive ORing on a string of bits is necessary when more bits are involved in each message string (more than just one like in this first example). Another way to get the result of a string of EX ORs is to find out how many $1 s$ there are, and if the number is even, the result is 0 ; if the number is odd, the result is 1 .
subject to much noise, we can expect at least a few errors in a long message, and we may end up sending and resending the message several times before an error-free message is received.

With a few extra parity bits interspersed throughout the string of bits, we can not only detect errors but also locate the bit in error, invert it, and have a correct message received without having to send the message more than once. This sort of parity checking (with extra parity bits) is known as error correcting, a bit more sophisticated and helpful than simply error detecting.

## Error Correction - Needs

 More Parity BitsIn order to have a coding scheme that not only detects errors, but corrects them, it seems only natural to have to pay a price. The price is in terms of extra parity bits. For short strings of bits, the
parity bits occur almost as frequently as the message bits. In fact, to send a single bit and detect and correct errors, two parity bits are required. An example will help clarify this point, but in words we must be aware of the fact that errors can occur in the parity bit(s) as well as

## Position

Binary Address


Table 2. The parity bits are at positions in which only a single bit is on. Look down a column. Wherever there are 1 s in the column, note the positions. There will only be one parity bit in each column and three message bits. (In general, ( $2^{n-1}-n$ ) message bits will be used to encode each of the n parity bits.)
in the message bit(s). If such an error does occur, we want to be sure that we don't assume that the message bit was in error and invert it by mistake.

## One Message Bit

Suppose we have only one bit to send, which we shall label as M. The error correcting code will have three bits in total: $M$ and two parity bits, $\mathrm{P}_{1}$ and $\mathrm{P}_{2}$. The string will look like MPP, or better, $\mathrm{M}_{3} \mathrm{P}_{2} \mathrm{P}_{1}$ with the subscripts indicating which bit is sent first. $M_{3}$ means that the message bit will be the third bit in the string. Now we must know how to encode the parity bits $\mathrm{P}_{1}$ and $\mathrm{P}_{2}$.

The error correcting code discussed here depends heavily on the use of the Exclusive-OR logical function (see Table 1). The notation $\oplus$ will be used to indicate Ex-clusive-OR.

Let's set $P_{1}=M_{3}$ and $P_{2}=M_{3}$ and see what happens. If the message is $M=1$, the string will be 111. Now at the receiving end, the string is analyzed by determining the results of the Exclusive OR checks shown in Example 1.

Believe it or not, this check indicates that there is no error in the string. Reading from the top down, the two Os indicate that error occured in the Oth bit (which does not exist).

## One Message Bit - One Error

If an error in transmission had occurred, one of the bits in the message would have been a 0 instead of a 1 . If the first bit were the source of error, the received message would have been 110 and the check would have given Example 2. This indicates that the error occurred at location 01 binary, or the first bit (which we knew because we made the error in bit 1). If the error occurred in bit 2, the received message would have been 101 and the check would be Example 3. This indicates an error in bit 10 or bit 2 ( 10 is binary for 2). Of course, had the error
$\mathrm{A}_{1}=\mathrm{P}_{1} \oplus \mathrm{M}_{3}=0$
$\mathrm{~A}_{2}=\mathrm{P}_{2} \oplus \mathrm{M}_{3}=0$
Example 1.
$\mathrm{~A}_{1}=\mathrm{P}_{1} \oplus \mathrm{M}_{3}=0 \oplus 1=1$
$\mathrm{~A}_{2}=\mathrm{P}_{2} \oplus \mathrm{M}_{3}=1 \oplus 1=0$
Example 3.
been in the third bit, or message bit, the check would reveal 11 which is binary for 3.

## Several Message Bits

There are some fixed number of message and parity bit combinations which are not possible in this single error correction coding scheme. In general, it is the number of parity bits which fixes the number of message bits included in each distinct string of bits. The number of bits in a string is $2^{n}-1$ where $n$ is the number of parity bits. For the two parity bit example, $2^{2-1}=3$, the total number of bits in the string. The number of message bits in the string is, therefore, $\left(2^{n}-1\right)$ - $n$. What does this mean if we try 3 parity bits instead of 2? Plugging in we get $2^{3-1-3}=4$ message bits. Thus, the string will be 7 bits long, and there will be 4 message bits and 3 parity bits. Let's jump to 5 parity bits. In this case, there will be 31 bits in the message, and 26 message bits. The ratio of information (message bits) to
$\mathrm{A}_{1}=\mathrm{P}_{1} \oplus \mathrm{M}_{3}=1 \oplus 1=0$
$\mathrm{A}_{2}=\mathrm{P}_{2}{ }^{\oplus} \mathrm{M}_{3}=0 \oplus 1=1$
Example 2.

$$
\begin{aligned}
& \mathrm{P}_{1}=\mathrm{M}_{3} \oplus \mathrm{M}_{5} \oplus \mathrm{M}_{7} \\
& \mathrm{P}_{2}=\mathrm{M}_{3} \oplus \mathrm{M}_{6} \oplus \mathrm{M}_{7} \\
& \mathrm{P}_{4}=\mathrm{M}_{5} \oplus \mathrm{M}_{6} \oplus \mathrm{M}_{7}
\end{aligned}
$$

Example 4.
checking (parity bits) improves as the strings get longer. But as we will see, the amount of processing needed during encoding and decoding also increases as the length of the string increases.

In this example using 7 bits ( 4 message and 3 parity), we will assume that you understand the Exclusive OR operation and binary notation. The first problem is to locate where the parity bits belong. Mathematically, they are put in locations $2^{0}, 2^{1}$ and $2^{2}$ which is easily generalized, meaning that for $n$ parity bits, the ith one belongs in position $2^{\mathrm{i}-1}$. For our three parity bits, this means they are the first, second, and fourth bits in the string. The message bits are put in the unused positions, which are $3,5,6$ and 7.

To determine the coding for the parity bits we'll give you a scheme later. For now, just the notation will do. First, our string will look like this:
$\mathrm{M}_{7} \mathrm{M}_{6} \mathrm{M}_{5} \mathrm{P}_{4} \mathrm{M}_{3} \mathrm{P}_{2} \mathrm{P}_{1}$
and is sent out by shifting it

| $\mathrm{P}_{1}=1 \oplus 1 \oplus 0=0\left(=\mathrm{M}_{3} \oplus \mathrm{M}_{5} \oplus \mathrm{M}_{7}\right)$ |
| :---: |
| $\mathrm{P}_{2}=1 \oplus 1 \oplus 0=0\left(=\mathrm{M}_{3} \oplus \mathrm{M}_{6} \oplus \mathrm{M}_{7}\right)$ |
| $\mathrm{P}_{4}=1 \oplus_{1} \oplus 0=0\left(=\mathrm{M}_{5} \oplus \mathrm{M}_{6} \oplus \mathrm{M}_{7}\right)$ |
| Example 5. |
| $\mathrm{A}_{1}=\mathrm{P}_{1} \oplus \mathrm{M}_{3} \oplus \mathrm{M}_{5} \oplus \mathrm{M}_{7}=0 \oplus{ }_{1} \oplus 1 \oplus 0=0$ |
| $\mathrm{~A}_{2}=\mathrm{P}_{2} \oplus \mathrm{M}_{3} \oplus \mathrm{M}_{6} \oplus \mathrm{M}_{7}=0 \oplus 1 \oplus 1 \oplus 0=0$ |
| $\mathrm{~A}_{4}=\mathrm{P}_{4} \oplus \mathrm{M}_{5} \oplus \mathrm{M}_{6} \oplus \mathrm{M}_{7}=0 \oplus 1 \oplus 1 \oplus 0=0$ |
| Example 6. |

to the right one bit at a time (e.g., serial transmission across the phone lines or into a cassette recorder). The parity bits are determined using the message bits in Example 4.

This may appear at first to be sort of random, but look closely. The parity bits occur at positions such that any combination of Os and 1 s for them will encode a binary address from 0 to 7 by adding up the position numbers (which we will find out is the address of the bit which is in error). Also, the positions of the message bits are such that only those in which bit 1 is on (for positions 3, 5, and 7 in binary) are used to encode parity bit $\mathrm{P}_{1} . \mathrm{P}_{2}$ is encoded using the message bits in locations in which the second bit of a three bit binary address is coded as 1 , which are positions (addresses) 3, 6 and 7. Likewise, $\mathrm{P}_{4}$ uses the bits located in positions in which the third bit of a three bit binary address is 1 . A look at the list of numbers in Table 2 will help.

The position $0 \quad(000$ binary) is not used during the encoding. For the rest of the table, the columns are the key thing to look at. The parity bit being encoded will be associated with three message bits, found by the positions in which a 1 is found in the column along with the 1 associated with the parity bit. The first parity bit is in position 1, and in that column, positions 3,5 , and 7 also have a 1.

The next step is to take a message (any 4-bit message will do) and encode it into a 7 -bit string. I chose the message 0111 which is hex 7 . (The important thing to keep consistent is which way to read the message. The bits are to be shifted right if they are serialized.) In this 4-bit message, the individual message bits are: $\mathrm{M}_{3}=1, \mathrm{M}_{5}$ $=1, M_{6}=1, M_{7}=0$. The parity bits are shown in Example 5. The entire string of bits will be (starting with bit 7 on the left) 0110100 .

Now let's send this message with no errors. At the receiving end, the string is processed by performing Example 6. The address of the error is 000 , or position 0 , which is not in the string. If none of the bits have changed during transmission (no errors) then it makes sense that each of the Exclusive ORs should result in Os. Remember, $\mathrm{P}_{1}$ was the result of $\left(M_{3} \oplus M_{5} \oplus M_{7}\right)$ and therefore, doing the checking is like doing the following: $\left(M_{3} \oplus M_{5} \oplus M_{7}\right) \oplus\left(\bar{M}_{3} \oplus \bar{M}_{5}\right.$ $\oplus M_{7}$ ) where the $M$ means the received message bits. We can reorient this expression as $\left(M_{3} \oplus \bar{M}_{3}\right) \oplus\left(M_{5} \oplus \bar{M}_{5}\right) \oplus$ $\left(M_{7} \oplus \bar{M}_{7}\right)$ which compares each message bit before and after transmission. If no change has resulted, the $\oplus$ will be 0 for each pair (a bit $\oplus^{\prime} d$ with itself is 0 ), but if a single bit has inverted due to error, the result will be a 1 . Studying this a bit longer (no pun intended) will show you how the scheme will give you the
$A_{1}=P_{1} \oplus M_{3} \oplus M_{5} \oplus M_{7}=0 \oplus 1 \oplus 0 \oplus 0=1$
$A_{2}=P_{2} \oplus M_{3} \oplus M_{6} \oplus M_{7}=0 \oplus 1 \oplus 1 \oplus 0=0$
$A 4=P_{4} \oplus M_{5} \oplus M_{6} \oplus M_{7}=0 \oplus 0 \oplus 1 \oplus 0=1$
Example 7.
$P_{1}=M_{3} \oplus M_{5} \oplus M_{7} \oplus M_{11} \oplus M_{13} \oplus M_{15} \oplus M_{19} \ldots \oplus M_{31}$
Example 8.
$A_{1}=01010101 \quad \bar{A}_{1}=10101010$
$A_{2}=01100110 \quad \bar{A}_{2}=10011001$
$A_{4}=01111000 \quad \bar{A}_{4}=10000111$
(The bar means not or comple-
ment, or in this case, when $A_{n}=$
0.$)$
Example 9.
actual position of the error.

## A 7-Bit String with One Error

Using the same message bits as before, let's find out what we'd do if we received the following message: (don't look back at the original string just yet) string $=$

$48^{\prime \prime} \times 24^{\prime \prime} \times 26^{\prime \prime}$, Shelves $23^{\prime \prime} \times 23^{\prime \prime}$, One Adjustable MICRODESK $\$ 96.50 \quad 113$ lbs. F.O.B. Wichita

COMPUTER SYSTEMS DESIGN
1611 E. Central
Wichita, Kansas 67214
DEALER INQUIRIES INVITED
0100100. We know this is a 3 parity bit code, and the parity bits are in locations 1 , 2 and 4 , thus $P_{1}=0, P_{2}=0$, and $P_{4}=0$. Also, the message bits are $M_{3}=1, M_{5}=0, M_{6}=$ 1 , and $M_{7}=0$. Now let's decode the address of the error, if any, in Example 7.

The address of the error is position 5 , read from $\mathrm{A}_{4}$ and $\mathrm{A}_{1}$, both being on; their sum is 5 . Now correct the string to read 0110100 (invert position 5 's bit from a 0 to a 1 ) which is the proper string. The message bit was in error in this case, but in others, the parity bit may have been the one in error. Rather than correcting the string, it might be quicker and more efficient simply to check the address to determine whether parity or message bits were involved and ignore the correction if a parity bit was in error (who cares about parity bits after the message has been sent?).

Try doing the error checking for other position errors. Also, where there are two errors, this system will not locate the address of the error, but it will indicate that an error was received (one or more of the error address bits will be on). This error correcting code will handle most errors as long as the error rate is fairly small (so that two errors are not likely to occur in the same string).

What to do with Error Correcting Codes

The 7 -bit string used in the example only allows 4 message bits to be sent with each 3 parity bits. This sounds inefficient, and in terms of getting a lot of data through a channel it is. However, it helps eliminate an occasional missing bit, which may be even more disastrous than a slower effective bit rate. With 5 parity bits, the relative number of parity bits is substantially reduced compared to the number of useful data bits. The 31 bits in a string result in 26 message bits, which is enough to encode 38 -bit bytes with 2 extra bits which are of little use. The problem with the 31 bit message is the number of Exclusive ORs needed. For example, the first parity bit is found using the calculation in Example 8.

Another problem for the programmer is how to do bit-specific Exclusive ORing efficiently. Hopefully, an article will appear describing a program to implement the 7-bit string error correcting coding in the near future. As a start on the programming, put masks in memory as shown in Example 9.

If it is determined that the location of the error is $A_{1}=1$, $A_{2}=0, A_{4}=1$, then use the AND function to AND $A_{1}$, $\bar{A}_{2}, A_{4}$ which will result in the following mask in the Accumulator: 0001000. Simply $\oplus$ this with the received string, and the proper bit will be inverted, which is bit 5 . Note also that by ANDing $\mathrm{A}_{1}$ with the string, only bits $1,3,5$ and 7 can get into the Accumulator, at which time you need only to determine the parity (number of 1 bits) and if it is even, the result will be 0 indicating that as far as the $A_{1}$ portion of the position, use $\overline{\mathrm{A}}_{1}$ mask. Whether to use $A_{2}$ or $\bar{A}_{2}$ mask, AND $A_{2}$ with the string, determine the parity, and select $A_{2}$ or $\bar{A}_{2}$ depending on whether the results are odd or even respectively.

## The New Star In Disk Systems 4 TIMES THE STORAGE. TWICE THE SPEED.



## IBM COMPATABILITY

Introducing Thinker Toys ${ }^{\text {™ }}$ new DISCUS ${ }^{\text {™ }}$ standard floppy disk system for just \$895.*

It's the new standard of performance in S-100 disk systems. Because DISCUS I's standard floppy format holds 4 times the data per disk as North Star's minifloppy costing $\$ 777$.

And DISCUS ${ }^{\text {u }}$ is twice as fast as the North Star. And has twice as many tracks. And twice as much data on each track.

That's four times the performance for just \$118 more.
But that's not all. DISCUS $\mathrm{I}^{\text {w }}$ is both S-100 and IBM-compatible. Plus, our plug-in S-100 controller has an on-board serial I/O port, cache buffer, and read/write/seek routines in on-board ROM. There's even a bootstrap loader.

DISCUS $\mathrm{I}^{\text {T }}$ comes as a completely assembled system. A Disk Jockey $\mathrm{I}^{\text {Tu }}$ controller and cable set interface your S-100 mainframe to the handsome free-standing Shugart disk drive unit-which comes complete with cabinet, power supply and fused detachable line cord.

The price also includes DOS, ATE ${ }^{\text {T }}$ assembler/
editor, patches for CPM, and Advanced BASIC (available mid-1978) software.
We also offer CPM (\$70) and Micro-soft Extended Disc BASIC (\$199).
DISCUS $\mathrm{I}^{\text {Tu }}$ has Shugart reliability, Morrow's Micro-Stuff performance and Thinker Toy ${ }^{\text {tw }}$ sales and service nationwide. It's fully assembled, tested and warranted (drive 45 days, controller 1 year).
Don't invest in a floppy that can't deliver big performance right now. Buy DISCUS ${ }^{\text {w }}$ standard floppy system today . . . while our special \$895 introductory price ( $\$ 100$ savings)* is still available.
Ask your local computer store to order DISCUS $\mathrm{I}^{\text {w }}$ before July 1st. Or send your check or money order to THINKER TOYS ${ }^{*}$, 1201 10th Street, Berkeley, CA 94710. Or call (415) 527-7548, 10-4 pm PST. Add $\$ 3.00$ handling; California residents add tax.

# ASCII to Baudot er . . . Murray (the Hard Way) 

## Mini Micro Mart strikes again-as you will see in this consumer report.

And so it goes-the continuing saga of the computer hobbyist community and its special relationship with Mini Micro Mart. Naturally, you won't be able to get into this relationship until you order something from Mini Micro Mart; and then you'll find out (as John, Ray and so many others have) why it is a special relationship. Without hesitation, I can recommend at least one product for you to buy from MMM: the GPA-B ASCII/Baudot converter board. The reason for this is because you can become familiar with possible problems you'll encounter by reading the following article. -John.

The Mini Micro Mart GPA-B is a kit that converts parallel ASCII to serial Baudot. This is obviously a very useful device for hams and computer hobbyists who have Baudot teleprinters, such as the models 15, 19 and 28. These are frequently available and quite inexpensive; many hams have them already. Conversion from ASCII to Baudot can be done in either hardware or software; a hardware conversion system can save a couple-hundred bytes to be used for other pur-
poses in your computer. Whether this particular hardware conversion is worthwhile will be left up to the reader to judge-read on!

For those who have not dealt with Mini Micro Mart, they are located at 1618 James Street, Syracuse NY 13203. They offer quite a range of computer equipment, both surplus and kits, at very low prices. Cynics might observe here that you usually get what you pay for; this is not far from the truth.

One of Mini Micro Mart's


Photo 1. What was shipped.
most recent bulletins points out that they cater to the "true hobbyist." This particular species is a subset of the hardware type with whom we are all familiar; he is the sort of person who feels that Heathkit-style instructions are demeaning and that (one gathers) finding errors in design and manufacture is an interesting challenge. This is a rather recent definition of Mini Micro Mart's customers; it did not exist (at least in print) when I bought the kit. But since they specify who their ideal customers are, let us now explain who we are so that readers can judge how well we fit the mold.
" $I$ " in the rest of the article refers to John, K8UP (as in microprocessor). I am a ham (since 1964) with the usual experience with a combination of home-brew, kit and commercial ham gear. Digital electronics is fairly new to me, although I have been programming computers for a couple of years now. As a computer hobbyist, I am definitely a "software type."

Ray is a hardware type-an electronics technician by profession, as well as by avocation. His background, like mine, is mostly in communications electronics. We are both members of the Ann Arbor Computer Club, which is the source of this collaboration.

## More on MMM

Mini Micro Mart does not ser-
vice what it sells. Until a few months ago, their customers were forced to live a catch-as-catch-can existence scurrying to locate suitable shops to service their equipment; now MMM recommends an independent repair service. Their reasoning is that some people do not know how to put kits together, and so the company cannot take responsibility for resulting errors. My own opinion (for what it is worth) is that if MMM took responsibility for making the kits work, they would not be able to send out erroneous documentation, defective parts or incomplete kits the way they do now.

What I received in this instance is pictured in Photo 1; documentation consists of a parts list, a schematic and a layout diagram. The schematic and the layout (at least for this kit) were not in agreement. Part of the reason for this seems to be that MMM makes several ASCII/Baudot conversion boards . . . and they use the same documentation for all of them!

Only by comparing the parts shipped with the parts list (which again does duty for three kits) and figuring out what everything on the schematic does is it possible to figure out what is needed for the GPA-B kit. For those who have trouble, a corrected schematic is given in Fig. 1. This modification contains additions and corrections (more on
these later) but does not include the parts for different kits. Incidentally, I never did receive all the parts for this kit; fortunately, the missing ones were available locally. If this keeps up I may turn into a true hobbyist!

Now for the history of the kit. The circuit was originally published in Radio Electronics in March 1976. In the original publication there were a couple of errors, which were corrected the next month. Not all of these are corrected in the GPA-B (I presume that the folks at Mini Micro Mart do not believe in testing their kits before they put them into production and sell them).
I ordered the kit (for $\$ 35$ ), along with a surplus keyboard, in early February 1977. The key-
board came a few weeks later with a note that the GPA-B would be delayed about a week. After a month of waiting, I wrote the company to ask what had happened. No answer. Two months from the time the keyboard arrived, I again wrote. This time I was informed that the board had not been shipped because MMM didn't have any. They did have a similar board ... would I accept that? I said yes.
Three weeks later at a computer fair in Cleveland, I ran into Mini Micro Mart representatives who said they didn't have any of the boards yet (they had one as an exhibit and were taking orders for them), but that it wasn't their fault and they would ship one right away. They were obviously not too en-
thused about my scaring away customers, although a couple of other people at the show commented that they, too, were having problems with orders.

Two weeks later, still nothing. I called. Yes, they had them and one would be sent the next day. A few weeks later it came -over four months from the time I ordered it (prepaid, of course). I read the directions (half page), checked for non-plated-through holes with a magnifying glass (I should have used an ohmmeter) and built the thing-after going out and buying IC sockets. It didn't work.

First, I compared all parts with parts layout. No problem. Then, using an ohmmeter, I compared the schematic to the board. In addition to the un-
plated-through holes I had caught with the magnifying glass, there were 27 additional holes that had either been bad to begin with or had come unplated when I inserted the IC sockets. I repeat: twenty-seven bad plated-through holes. Ray later found three more; it would have been much easier if the kit had been sold as not having plated-through holes, then I would have soldered everything on both sides to begin with.
"Mini Micro Mart recognizes a responsibility to provide the highest quality components, whether sold as individual items or as part of a kit." So reads the manual. Yep. I might add that Mini Micro Mart not only recognized its responsibility to provide the highest quality components in the form of


Fig. 1. Mini Micro Mart GPA-B ASCII-Baudot conversion board. Schematic modified by John Lehman and Ray Graham.
the board, but also included three bad ICs. We replaced them locally, rather than return them and risk waiting a couple more months.

After I had spent about 25 hours tracing pulses and soldering bad holes, I gave up
and called Ray. He found a couple more bad holes, two bad ICs, in addition to the one I had found, and two errors in the schematic. Error here means something more serious than mislabeling a part or misnumbering an IC pin, which also
happened.
The first problem was that the clear pins on the 74123 were left floating, rather than being tied high. Although not exactly an error, this is not considered good practice because the pins are susceptible to noise. They

| ASCII Symbol | Bits | Baudot Bits | Communications | CCIT | Bell |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | 1000001 | 00011 | A | A | A |
| B | 1000010 | 11001 | B | B | B |
| C | 1000011 | 01110 | C | C | C |
| D | 1000100 | 01001 | D | D | D |
| E | 1000101 | 00001 | E | E | E |
| F | 1000110 | 01101 | F | F | F |
| G | 1000111 | 11010 | G | G | G |
| H | 1001000 | 10100 | H | H | H |
| 1 | 1001001 | 00110 | 1 | I | 1 |
| J | 1001010 | 01011 | $J$ | $J$ | $J$ |
| K | 1001011 | 01111 | K | K | K |
| L | 1001100 | 10010 | L | L | L |
| M | 1001101 | 11100 | M | M | M |
| N | 1001110 | 01100 | N | N | N |
| 0 | 1001111 | 11000 | 0 | 0 | 0 |
| P | 1010000 | 10110 | P | P | P |
| Q | 1010001 | 10111 | Q | Q | Q |
| R | 1010010 | 01010 | R | R | R |
| S | 1010011 | 00101 | S | S | S |
| T | 1010100 | 10000 | T | T | T |
| U | 1010101 | 00111 | U | U | U |
| V | 1010110 | 11110 | v | V | V |
| W | 1010111 | 10011 | W | W | W |
| X | 1011000 | 11101 | X | X | X |
| Y | 1011001 | 10101 | Y | Y | Y |
| z | 1011010 | 10001 | Z | Z | Z |
| SP * | $\times 100000$ | 00100 | SP | SP | SP |
| ! a | $\times 100001$ | 01101 | ! | $\square$ | 1/4 |
| " b | $\times 100010$ | 10001 | " | + | " |
| \# c | $\times 100011$ | 10100 | \# | $\square$ | \# |
| \$ d | $\times 100100$ | 01001 | \$ | 込 | \$ |
| \& f | $\times 100110$ | 11010 | \& | $\square$ |  |
| , g | $\times 100111$ | 01011 | , | BELL |  |
| ( h | $\times 101000$ | 01111 | $($ | $($ | $1 / 2$ |
| ) i | $\times 101001$ | 10010 | ) | ) | $3 / 4$ |
| , 1 | $\times 101100$ | 01100 | , | , | 718 |
| - m | $\times 101101$ | 00011 | . | - | . |
| . $n$ | $\times 101110$ | 11100 | ; | ; | 1 |
| 10 | $\times 101111$ | 11101 | 1 | 1 | 1 |
| $\varnothing$ p | $\times 110000$ | 10110 | $\varnothing$ | $\varnothing$ | $\varnothing$ |
| 1 q | $\times 110001$ | 10111 | 1 | 1 | 1 |
| 2 r | $\times 110010$ | 10011 | 2 | 2 | 2 |
| 3 s | $\times 110011$ | 00001 | 3 | 3 | 3 |
| 4 t | $\times 110100$ | 01010 | 4 | 4 | 4 |
| 5 u | $\times 110101$ | 10000 | 5 | 5 | 5 |
| 6 v | $\times 110110$ | 10101 | 6 | 6 | 6 |
| 7 w | $\times 110111$ | 00111 | 7 | 7 | 7 |
| $8 \times$ | $\times 111000$ | 00110 | 8 | 8 | 8 |
| 9 y | $\times 111001$ | 11000 | 9 | 9 | 9 |
| : z | $\times 111010$ | 01110 | : | : | $1 / 8$ |
|  | $\times 111011$ | 11110 | , | $=$ | $3 / 8$ |
| ? | $\times 111111$ | 11001 | ? | ? | $5 / 8$ |
| CR | 0001010 | 01000 | CR | CR | CR |
| LF | 0001010 | 00010 | LF | LF | LF |
| BELL f | 0000111 | 00101 | BELL |  | BELL |

[^2]Fig. 2. ASCII-Baudot conversion table.
were tied high as shown on the corrected diagram.

The second problem was that pin 2 of the 7474 was grounded rather than high. This causes the board to shift from figures to letters, but not shift from letters to figures. This was an error in the original unit. After many hours of work, Ray corrected the problem and brought the unit back to me.

I plugged it in expecting no problems. No such luck; I was plagued by the same problems that Ray had already solved. A couple of hours of circuit tracing were unproductive, but I did notice that the transformer on my bench supply was getting very hot. I checked the voltage with the GPA-B connected and read 4.75 volts. So I quickly built another supply with heftier components. This solved some of the problems.

It turned out that the 74123 did not work at 4.75 volts, but worked quite well at 5 volts. Unfortunately, the 74165 shift reg. ister worked fine at 4.75 volts, but did not work at 5 . We replaced it and the board finally drove my model 15. Both of the original ICs worked fine in Ray's setup with unknown voltage, so they seem to be fairly sensitive to such things.

One additional modification is shown on the diagram: the 555 pulse stretcher shown connected to the flag. It turns out that my Sanders keyboard (ironically, purchased from MMM) did not have a long enough flag to trigger the GPAB circuit. This pulse stretcher is optional, but it probably can't hurt.

## Up and Running-Finally

Now that the board is operating, it is an acceptable, although not perfect, solution to the problem of driving a Baudot teleprinter with ASCII. One of the problems is in the design-space is always in figures shift. This means that the machine shifts and unshifts between each word-a less than ideal occurrence. It also sometimes shifts but fails to space when a space is received. If the board is run continuously for very long it gets
very hot, and sometimes prints garbage. All of that TTL draws a fair amount of current; you could almost fry eggs over the PROMs.

Photo 2 shows the result of the project-a model 15 that works in parallel ASCII. Fig. 2 shows the ASCII/Baudot translation performed by the board. For those who are unfamiliar with Baudot teleprinters, the reason for the three columns is that there are a number of different sets of figures symbols for Baudot teletypewriters. The three illustrated are the most common (aside from the weather keyboard, which contains numerous meteorological symbols).

The communications style is the unofficial standard and the style the GPA-B was designed to match. The CCIT is probably the most common commercial keyboard around at present. The Bell keyboard is found on old Telex machines. When as sembling the kit, be sure to put the PROM labeled "L" (Letters) on the top of the board and the

PROM marked "F" (Figures) underneath it. This is not mentioned in the directions.

## Conclusion

Ray has three boards from MMM (two of them from a PCboard supplier who no longer makes things for MMM). He got them a couple of years ago and has no complaints about the quality. None of these have been powered up yet, so I can't comment on how well they work.

I don't really enjoy troubleshooting hardware, especially when the problems come from other people's mistakes and carelessness. Had I worked overtime for the amount of time I spent on this kit, I could have bought another computer and done the conversion in software.

Considering delivery, quality and design, I shall let you guess when I will buy anything more from Mini Micro Mart. Of course, if the winter is cold enough, you never know what might freeze over!


Photo 2. The final result.

## LOW POWER 16K STATIC

- 650 mA + 5 Volts $90 \mathrm{~mA}+12 \mathrm{~V} ; 16 \mathrm{~mA}-5 \mathrm{~V}$
- NEC uPD - 410 D 200 ns access
- Fully socketed
- Gold-plated contacts
- Silk screen, solder mask
- REL II testing of logic ICs
- Each 4k independently addressable to any $\mathbf{4 k}$


The best combination of speed, low power and price. Prompt delivery.

assembled

# Bowling Scores for Dollars 

There's money to be made from this sport- and not just on the "bowling for bucks" TV shows. This article explains how.

Wow, what a package! This is very likely one of the best money-making ideas ever presented in the pages of Kilobaud. If you give it a go, we'd be interested in hearing about your successes (and failures). Joe Roehrig will be happy to provide a copy of the program if you send him a blank minidiskette and $\$ 5$. -John.

Now that my micro dataprocessing system has been up and running for a year, it is time for the system to earn its keep and generate profits. Computers are specialists in handling large volumes of figures in a fast, accurate manner. Thus, a small businessman with a DP system should search for an application that processes data for a third party ... saving the third party money while generating profits for the entrepreneur.

For the last 20 years, I have been bowling or scoring in bowling leagues. Up until a few years ago, scorekeepers manually tallied the scoring sheets for 50 to 75 cents per team per night. With 20 teams in a league, 36 weeks of bowling a year and a 50-cent rate, this fee comes to a modest $\$ 360$ annually.

However, if a bowling center has three leagues per day, seven days per week, the gross scoring revenues come to $\$ 7560$ per year. Taking this one step further, $\$ 151,200$ worth of revenue could be generated by


Fig. 1 d.

## Dear Manager,

We are happy to announce the start of a new service for bowling centers that can increase your revenue and facilitate the organization of bowling leagues within your center.
The service being offered is computerized statistics for your bowling league. Normally, this function is performed manually by a person who charges the league between 50 c to 75 c per team per week. Our service will be provided to the league through you at a cost of 35 e per team per week. You, as the manager of a bowling center, can bill the league whatever amount you feel is appropriate. Assuming you charge the league 75 c per team per week and have three leagues per day with 20 teams each, you would be increasing revenues by $\$ 315$ per week. Your profit would be $\$ 168$ and $\$ 147$ would be paid for our service. We used a $75 ¢$ price to the league in our calculation since our service is superior to anything done manually.

What will you have to do? Very little. The following is a step-by-step outline of the easy procedure:

1. Return the enclosed postcard telling us how many leagues you want us to service and approximately how many teams in each.
2. We will send you forms to give out on opening night of your league. The bowlers will enter their names and average on these sheets. (After opening night your bowlers will never enter their names on a score summary again .... our computer will print this information for the remainder of the season.)
3. Fill out a simple form describing the league's rules or send us the league rules. Give us a schedule or ask us to formulate a schedule.
4. Collect the forms.
5. We will collect the forms weekly from you for computer processing or supply an envelope for their mailing to us depending on your volume. At time of collection you will be required to pay for one week's data processing ( 35 e per team).
6. The weekly statistics will be delivered to you.

We will attempt to verify all ABC averages and will prepare a year-end list of averages for $A B C$ filing.
Regarding our background, the person assigned to this project has been involved in bowling, bowling scorekeeping and league statistics for nearly 20 years. We can handle any size league, any number of players per team and any set of rules. If you ever become dissatisfied with our service, you can terminate immediately and we will supply you all our data on your league.

Attached is a very short sample of a four-team league and a copy of a weekly score sheet to be filled out by the teams. These are just samples, and actuals will be on four-part paper.
If you want more details, give us a call or just return the enclosed postcard. Sincerely,

Joseph J. Roehrig
Fig. 1 a.
servicing 20 bowling centers.
The problem now is marketing the idea. The approach I recommend is to deal with the bowling center directly and share the revenue fifty-fifty. Why so generous? Because without the cooperation of the center to recruit leagues and to collect scores for the scoring service, there would be no revenues at all. Fig. 1a shows a sample letter that could be sent to numerous bowling centers. A second approach, advertising in bowling trade publications, is shown as Fig. 1d. A person with time to visit the bowling centers could do person-to-person marketing.

After reviewing Fig. 1 and thinking about your share of $\$ 151,200$, you should be ready to see how your new business
runs, assuming your marketing has been successful and the customers are clamoring for your service. (The tools I use for processing bowling scores are an Imsai 8080, North Star Disk, 24 K of memory, DECwriter, an ADM3, North Star BASIC and the software contained in this article.)
The first question is how to store the data. Initially, my North Star Disk was generating a lot of hard-disk errors (a hardware problem later corrected by the local computer store). Therefore, the software design kept disk reads and writes to a minimum during program executions by assigning an area of memory exclusively for examine and fill (peek and poke in Altair BASIC) operations.

This article will not deal with

Fig. 1. The key to the entire operation lies in your marketing approach. Fig. 1a is a copy of the letter I sent out to various bowling centers. Fig. 1b is a sample of a four-team printout. Fig. 1c is a sample weekly score sheet to be filled out by the teams. Fig. 1d is a sample of another approach-an advertisement in a bowling publication (The Sports Reporter).

the detailed design of the software, but will show the reader exactly how to use the programs presented.

## The Software Package

The first program in the bowling package sets up the bowlers' names, averages, sex and status (discussed later), which must be entered on a disk. The programs can handle any combination of up to 210 bowlers playing on as many as 30 teams. To avoid hard-disk error, this information was entered on a disk by writing a nine-line program (excluding data) that uses the bowling information as data statements. Thus, the North Star BASIC edit functions can be used to enter data and execute the program over and over again after it is written until a disk is properly prepared. Listing 1 shows this program.

Variable $Z$ in line 1 represents the teams (1 to 30 ); Z 1 shows the number of players on each team (any number as


Fig. $1 c$.


Fig. 4. Filled-in data-entry sheet.
average, whereas a different number may be required for new bowlers. Variable Z5 sets the maximum number of pins for an established bowler to lower his average.

Note: Some of these variables are included in the bowling package to handle the more complex average calculations required by a few very sophisticated leagues that compete for high-prize money.

0 FOR NEW OR 1 TO CLEAR RAM: 1 READY
RUN
O FOR NEW OR 1 TO CLEAR RAM: O
FILE :MIX1
READY
Fig. 2. Initialization sequence.
long as the number of players does not exceed 210). Variable Z2 is 2 for a mixed league (both male and female players) or 1 for a league with only one sex participating. Z 3 represents the
number of games required by a participating. $Z 3$ represents the
number of games required by a status 0 bowler to establish an average; Z4 applies to a status 1 bowler. This allows the flexibility to require established bowlers to bowl a certain number of games to get a revised


```
FILE :MIX1
DATE :10/03/77
WEEK :2
LANES :1
ON LANE 1 ? 4
ON LANE 2 ? 6
ON LANE 2
ON LANE 4 ? 5
ON LANE 5 ? 1
ON LANE 6 ? 3
4
SET ?
```

Fig. 3. Input for program run
1.

## Data Entry

The data for this program includes the eight-character team name, followed by eightcharacter players' names coupled to a five-digit number. Lines 5000 to 5003 of Listing 1 show the data for team 1. The five-digit number corresponds to each bowler's average, sex and status. Therefore, the first bowler in line 5000 is "Sue L," who has a 11710 following her name. The number breaks down as follows: 117-bowling average; $1-$ sex is female (11700 would be a male with a 117 average); 0-status.

Fig. 2 shows how the above program, "Setup 1," runs. For the first execution, a 1 is entered to clear memory location 30470 to 32767 , which will be used for the actual scores. A 0 is entered for the next run and


Fig. 5. Entering data from data-entry sheets (provided by various teams).
the computer asks for a file name. MIX 1 is entered and all the names are written in this disk file.

The main program, called RUN 1 (Listing 2), can now be executed. Fig. 3 shows how this program runs. It asks for the file location of the bowlers' names, the date, the week ( 1 for first week of bowling, 2 for second, etc.), the league lanes and which team is on each lane. The program prints the lane assignments; an input of 0 lets you change them in case of error. Finally, the program asks "set ?" which allows you to set your paper to line one and push carriage return. Fig. 6 is the printout which follows.

Fig. 3 gives the inputs for week 2. For the first run, you should enter 1 for the week and the computer will generate all blank forms. The blank forms are supplied to the bowling center as input sheets to be used. Fig. 4 shows how this blank form is filled out by the bowlers. The completed form is collected by the center and returned to you for processing.

Listing 3 is the input program - INPUT 1. Fig. 5 shows the data from Fig. 4 being entered into the computer. The program asks for the file name and then the team number. The computer then prints the name of each bowler. Enter the three scores and press return; a total is


Fig. 6. The finished product.


Fig. 7. Updated data-entry form for distribution to team.
printed by the computer for verification. This avoids input errors, since the total should agree with the input sheet.

To go to the next bowler push carriage return. Any character except a carriage return will cause the computer to ask for the same bowler's scores again. This allows for the immediate correction of errors.

Note that after Charlie in Fig. 5 , scores are still solicited by the computer. This is done because an extra player was put on each team to provide for possible expansion. Next, the computer asks for the handicaps and, finally, for blind scores-scores not actually bowled but assigned to absen-
tee players.
Fig. 4 shows John is absent; ABS was entered next to his scores, all of which are ten pins less than his average (blind scores). In Fig. 5, John's scores are not entered next to his name but are entered as blind. The computer prints the point totals to be compared and then

| BYE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| *LI |  |  |  |  |
| DOS | 4 | 10 | 0 |  |
| B | 14 | 40 | 1 | 2A00 |
| SETUP1 | 54 | 24 | 2 |  |
| SETUP2 | 78 | 24 | 2 |  |
| SETUP3 | 102 | 24 | 2 |  |
| INPUT 1 | 126 | 24 | 2 |  |
| INFUT2 | 150 | 24 | 2 |  |
| INPUT3 | 174 | 24 | 2 |  |
| RUN1 | 198 | 24 | 2 |  |
| RUN2 | 222 | 24 | 2 |  |
| RUN3 | 246 | 24 | 2 |  |
| DATA1 | 300 | 10 | 3 |  |
| DATA2 | 270 | 10 | 3 |  |
| MIX1 | 280 | 10 | 3 |  |
| MIX2 | 290 | 10 | 3 |  |
| *SF DATA1 7706 |  |  |  |  |
| *SF DATA2 7706 |  |  |  |  |
| *GO B |  |  |  |  |
| READY |  |  |  |  |
| PRINT FREE (0) |  |  |  |  |
| 9105 |  |  |  |  |
| READY |  |  |  |  |

Fig. 8. Bowling-package directory.
asks for the won and lost points, which are supplied by the bowlers on the input sheet.
A carriage return after OK TO UPDATE FILE? enters the data; anything else erases all the input. A carriage return signifies your approval of each individual input line; anything else allows for the re-input of the line. Team 0 ends the input program. All input need not be done at the same time. However, before the machine is turned off the scores must be saved by copying memory locations 30470 to 32767 to a file. With the North Star Disk System, this is done by:

## BYE <br> SF DATA1 7706

This assumes file DATA 1 was created. The 7706 is hex for the start of the memory locations to be saved.

Fig. 6 shows the finished product generated by program RUN 1 (Listing 2). Fig. 3 describes the input required for this run. Fig. 7 shows a new blank input form generated by

RUN 1. The averages have been updated; a comparison of Team 1 's averages to those shown in Fig. 4 illustrates how they've changed. A spelling correction and team names were also added by editing program SETUP 1 and running it again.

Fig. 8 shows the table of contents for my bowling package disk-three copies of each program and two of the data. In this figure, North Star BASIC is referred to as B. My system has 24 K placed in addresses 8192 to 32767 . Address 2A0A (hex) was changed to 76 (hex) to use addresses 30470 to 32767 for fill and examine instructions. Therefore, GO B and Print Free (0) yield 9105 bytes.

## Wrap-up

Good luck with this application. Just remember to concentrate on marketing and maybe add some new features to these programs to attain an edge. I have several leagues enrolled now and plan to improve my service. Maybe we will be in competition.

$\stackrel{\text { URN }}{C}$

童


> Listing 3. The data-entry program.
> 10 DIMN $\$(1680), A \$(8), S(10,6)$
> 30 READ $10, \mathrm{Z}, \mathrm{Z1}, \mathrm{Z2}, \mathrm{Z3}, \mathrm{Z4}, \mathrm{Z5} \backslash \mathrm{~W}=\mathrm{Z1}+2 \mathrm{Z}, \mathrm{C}$
> OO $\mathrm{D}=((\mathrm{A}-1) * \mathrm{Z} 1)+\mathrm{B} \backslash \mathrm{D}=\mathrm{D} * 8 \backslash \mathrm{~N} \$(\mathrm{D}-7, \mathrm{D})=\mathrm{A} \$ \backslash N E X T \backslash N E X T$
> INPUT *TEAM: : , A $\backslash F O R B=1$ TOZ $1 \backslash D=((A-1) * Z 1)+B$
> 65 IFA $<10 R A>Z$ THENEND $\backslash \mathrm{D}=\mathrm{D} * 8$
> $\begin{array}{ll}70 \text { IN } \$(\mathrm{D}-7, \mathrm{D}), \text { INPUT } 1 \text {. SCORES } \\ 75 \mathrm{~S}(\mathrm{~B}, 4)=\mathrm{S}(\mathrm{B}, 1)+\mathrm{S}(\mathrm{B}, 2)+\mathrm{S}(\mathrm{B}, \mathrm{3}) & \mathrm{S}, \mathrm{S}(\mathrm{B}, 2)\end{array}$
> 80. $\% 6$ SI, $S(B, 4)$, \INPUTZ $\$ \backslash I F Z \$=*$ THEN9O\GOTO70
> 100 INPUT1*HANDICAP $\quad, S(w, 1), S(w, 2), S(w, 3) \backslash S(w, 4)=S(w, 1)+S(w, 2)+S(w, 3)$
$114 \mathrm{~S}(W-1,4)=\mathrm{S}(\mathrm{W}-1,1)+\mathrm{S}(\mathrm{W}-1,2)+\mathrm{S}(\mathrm{W}-1,3)$
116 ! $\% 6 \mathrm{I}, \mathrm{S}(\mathrm{W}-1,4), \backslash I N F U T Z \$ \backslash I F Z \$=*$ THEN120\GOT0112
120 FORB
$\begin{aligned} & 130 \operatorname{IFS}(B, C)>O \operatorname{THENS}(B, 0)=S(B, 0)+1 \\ & 140 \operatorname{IFS}(B, C)>S(B, S) \operatorname{THENS}(B, 5)=S(B, C)\end{aligned}$
150 NEXT $\backslash$ NEXT
$\begin{aligned} & 152 \mathrm{FORB}=1 \mathrm{TO} \backslash \mathrm{IFS}(0, \mathrm{~B})>\mathrm{S}(0,5) \text { THENS }(0,5)=\mathrm{S}(0, \mathrm{~B}) \backslash \text { NEXT } \\ & 160 \mathrm{FORC}=1 \mathrm{TO} \backslash!\% 8 \mathrm{~S}, \mathrm{~S}(0, \mathrm{C}), \backslash \mathrm{NEXT} \backslash!\end{aligned}$
162 INPUT1 "WON-LOST *,W1,W2\INPUT* OK*,Z\$
170 INPUT'OK TO UPDATE FILE ? ${ }^{*}, Z \$ \backslash I F Z \$={ }^{\prime}$ *THEN180\GOTO55
$180 \mathrm{~S}(0,0)=\mathrm{W} 1 * 10 \backslash \mathrm{~S}(0,2)=\mathrm{W} 2 * 10 \backslash \mathrm{~S}(0,6)=\mathrm{S}(0,4) \backslash \mathrm{S}(0,4)=\mathrm{S}(0,5)$
$\tau+q+\varepsilon\lrcorner=q \backslash \&+\varepsilon\lrcorner=3 \backslash Z d \exists \perp S 90 \perp 0=q 80 J \backslash(I T *(\tau-\forall))+\tau J=\varepsilon J 06 I$
$20 \mathrm{~N}=\mathrm{N}+\mathrm{S}(0, B) \backslash G O S U B 2000 \backslash F$ ILLC, L $\backslash F$ ILLD, M C GOT0300

$$
\begin{aligned}
& \text { (F) GOSUB1000 }
\end{aligned}
$$

$\begin{aligned} & 340 \text { FILLF } 3+8 \text {, L } \backslash F \text { ILLF3 }+9 \text {,M M F ILLF } 3+10,0 \\ & 400 \mathrm{FK}=((\mathrm{A}-1) * Z 1 * 6)+F 2 \backslash F O R B=1 \text { TOZ } 1 \backslash F 4=((\mathrm{B}-1) * 6)+\mathrm{F} 3\end{aligned}$
$410 \mathrm{~L}=\operatorname{EXAM}(\mathrm{F} 4) \backslash \mathrm{L}=\mathrm{L}+\mathrm{S}(\mathrm{B}, 0) \backslash F I L L F 4, \mathrm{~L} \backslash \mathrm{~N}=\mathrm{S}(\mathrm{B}, 5)-45$
$420 \mathrm{~L}=$ EXAM (F4+1) IIFL>NTHEN430\FILLF 4+1,
$430 \mathrm{~L}=$ EXAM $(F 4+2) \backslash M=\operatorname{EXAM}(F 4+3) \backslash G O S U B 1000$
460 FILLF4+2, LTFILLF
$\begin{aligned} & 470 \text { GOSUB2000\FILLF 4+4, L\FILLF 4+5,M } \\ & 480 \text { NEXT\! }{ }^{\circ} \text { FILE UPDATED* } \ \text { GOTOS5 }\end{aligned}$
$\begin{aligned} & 1000 \mathrm{~N}=\mathrm{L}+(256 * M) \backslash R E T U R N \\ & 2000 \mathrm{M}=\mathrm{INT}(\mathrm{N} / 256) \backslash \mathrm{L}=\mathrm{N}-(256 * M) \backslash R E T U R N\end{aligned}$
130 CLOSE $30 \backslash E N D$

Listing 2. The main program (called RUN 1).
1 IIMN1 $\$(240), N \$(1680), P(2,30), H(1,2,2), N 2 \$(8), A(210), A \$(20)$
INPUT'FILE: : F\$ ${ }^{\circ}$,

$\mathrm{N} 1 \$(\mathrm{~V} 2-7, \mathrm{~V} 2)=\mathrm{N} 2 \$ \backslash F O R B=1$ TOZ1 $\backslash$ READ $0, \mathrm{~N} 2 \$, \mathrm{C} \backslash \mathrm{D}=((\mathrm{A}-1) * Z 1)+\mathrm{B}$
$V 2=8 * D \backslash N \$(\cup 2-7, V 2)=N 2 \$ \backslash A(D)=C \backslash N E X T$ NEXT
$A \delta=0$

FORD=1TOZ\! ${ }^{\circ}$ ON LANE*,D, \INPUT* ? *,P(2,D) \NEXT
$18 \mathrm{FORD}=1$ TOZ $!$ P $(2, \mathrm{D})$, \NEXT $\triangle$ INPUT *O TO FIX? *,E\IFE=OTHEN17
$F O R D=1 \operatorname{TOZ} \backslash P(0, D)=D \backslash Q 1=A+(11 *(D-1)) \backslash Q 2=E X A M(Q 1+1) \backslash Q 1=E X A M(Q 1)$
$40 \operatorname{GOSUB} 1000 \backslash \mathrm{P}(1, \mathrm{D})=\mathrm{Q} 1 \backslash \mathrm{NEXT}$ (
$\mathrm{Q} 2=\mathrm{P}(1, \mathrm{D}-1) \backslash \mathrm{Q}=\mathrm{P}(0, \mathrm{D}-1) \backslash \mathrm{P}(1, \mathrm{D}-1)=\mathrm{P}(1, \mathrm{D}) \backslash \mathrm{P}(0, \mathrm{D}-1)=\mathrm{P}(0, \mathrm{D})$
$\mathrm{P}(1, \mathrm{D})=\mathrm{Q} 2 \backslash \mathrm{P}(0, \mathrm{D})=\mathrm{Q} 3 \backslash \mathrm{Q} 1=10$
NEXT $\backslash I F Q 1>O$ THENSO
$\mathrm{G}=(\mathrm{Z} 6-1)$ *3 INPUT ${ }^{\bullet} \mathrm{S}$
$\mathrm{G}=(26-1) * 3 \backslash I N P U T$ 'SET ? ${ }^{*}, Z \$$


$F O R D=1 T O Z \backslash E=P(0, D) \backslash U 2=8 * E \backslash V 1=U 2-7 \backslash U 3=2+A+((E-1) * 11) \backslash Q 1=E X A M(U 3)$

$Q 1=$ EXAM $(U 3+2) \backslash Q 2=$ EXAM $(U 3+3) \backslash G O S U B 1000 \backslash U 6=Q 1$
$Q 1=$ EXAM $(U 3+4) \backslash Q 2=$ EXAM $(U 3+5) \backslash G O S U B 1000 \backslash U 7=Q 1$
$Q 1=E X A M(U 3+6) \backslash Q 2=E X A M(U 3+7) \backslash Q 3=E X A M(U 3+8) \backslash G 0 S U B 1000$
$I F Q 30 R G=0 T H E N 225$
$V Q=01+(Q 3) 653) \backslash U 8=U 9 / G$
$V 9=\mathrm{Q} 1+(\mathrm{Q} 3 * 65536)$
$\mathrm{P}(1, \mathrm{D})=\mathrm{P}(1, \mathrm{D}) *, 1 \backslash \cup 4=\cup 4 *, 1$
$1 \% 3 \mathrm{I}, \mathrm{D}, *$

NEXT $\backslash \mathrm{L}=6+Z \backslash I F 64>L+4+1+Z 1$ THEN 270
$\mathrm{D}=66-\mathrm{L} \backslash \mathrm{FORE}=1$ TOD $\quad \cdots \backslash$ NEXT $\backslash \mathrm{L}=0$
80 FORD $=1$ TOZSTEP $2 \backslash \cup 2=\mathrm{D} * 8 \backslash \cup 1=\cup 2-7 \backslash \cup 3=U 1+8 \backslash \cup 4=U 2+8$

# It's Here: Machine Language for the TRS-80 

A description of a new monitor program from Radio Shack for the TRS-80.

Tتired of playing blackjack with your TRS-80? Want to get down to serious business? If so, you've probably found that Radio Shack's 4K BASIC keeps you insulated from most of the Z-80's impressive capabilities. Wouldn't it be nice if there were some way to get out of BASIC and into the guts of the machine? Well, there is!

Radio Shack is now offering T-BUG, a 1 K monitor program that permits you to use your TRS-80 as a limited development system. I have been playing with a copy for about a month now, and can report that it adds a whole new dimension to the usefulness of the machine.
Though I say limited, there is really no limit to what you can do with enough perseverance. However, it is only a 1 K monitor, and as such, is roughly comparable to the 6800 MIK. BUG, or similar programs. I wouldn't want to develop a compiler with it, but it does open all kinds of doors most of us thought were closed.
T-BUG comes on a cassette and loads like any ordinary tape, using CLOAD. There's one profound differencewhen the tape load is finished, you don't get the expected READY. Instead, you get a \#, which tells you that you're free from BASIC!

How does this happen? As near as I can tell, each tape has a leader block, which not only contains the usual information, such as the load address and length of record, but also the
address at which execution is to begin. For all tapes generated by BASIC, this address is 0000 , and thus has the same effect as a reset. On the T-BUG
tape, the address is the first instruction of T-BUG, which gets you going.

Now, without going any further into the details of the moni-


#### Abstract

M nnnn Displays the contents of location nnnn in hex. If you wish to alter the contents, merely enter the new data. The monitor will then display the next location, etc. To skip to the next location without entering new data, press ENTER. $X \quad$ Gets you out of the M mode. It also is used to abort other commands, such as when you type the wrong value for an address. B nnnn Sets a breakpoint at location nnnn. When control reaches this location, it will revert back to the monitor. The manual says only one breakpoint can be set at once. This is not strictly true ... you can set as many as you want, but the monitor will only remember the last one. F Removes a previously set breakpoint. This is where the remembering comes in! R Displays the contents of the registers. All registers, including the program counter, stack pointer and index registers are displayed. The contents of these registers cannot be altered directly using R. However, it can be done if you need to. Pnnnn mmmm Writes the contents of locations nnnn through mmmm to the cassette. $\mathrm{L} \quad$ Loads a program from cassette. The program loads into the same locations it was written from.


When I got my copy of T-BUG, the first thing I set out to do was to explore the memory space of the computer. As a result, I was able to draw the memory map shown below:
0000-0FFF $\quad 4 \mathrm{~K}$ BASIC monitor.
1000-2FFF Empty ROM sockets for remaining 8 K .
2000-37FF Unused. (Usable???)
3800-3880 Keyboard.
3881-3BFF Unused.
3C00-3FFF CRT display RAM.
4000-7FFF User RAM.
8000-FFFF Expansion.
Table 1. T-BUG instructions.
tor, we already have some intriguing possibilities-such as writing our own tapes with custom operating systems for special uses, or building a black box which simulates the input of that leader data.

I suppose I knew that there had to be some kind of system like this... how else could Radio Shack provide the assembler/editor tapes? Still, it's nice to know how to do it yourself. No, you can't write tapes with your own start address from T-BUG . . it always starts at its own entry; but now you can get into the machine and make it do things your way!

Note that the CRT display occupies address space. The CRT video generation is totally transparent to the CPU. Just store an ASCII character in a location, and it's displayed. Incidentally, the arrows on the four cursor control keys are displayable as codes 5B through 5 E .5 F is the cursor ( $-\_$).

Note also that the keyboard occupies 256 bytes of address space, and a lot more if you count the unused space around it. This may seem wasteful, but, in my opinion, is the cleverest feature of the whole computer. We have all seen systems with a matrix-type keyboard. Typically, you put out an 8 -bit word to an output port, which is latched and strobes the rows of the matrix. The columns are then read into an input port.

Radio Shack has reduced this concept to its bare essentials: There are no ports . . . the keyboard ties right across the
address and data lines. When the keyboard is enabled by a high byte of 38 , the low byte serves to strobe the matrix. Only one line of this byte can be high at one time, which explains why the keyboard takes up so much room. Only the addresses 3801, 3802, 3804, 3808, $3810,3820,3840$ and 3880 are actually used.

Now, here's the great part: When an address line is high and a key in that row is depressed, the key ties the address and data lines together! This drives a data line high, and it is read as a byte with one high bit. In other words, to the CPU, the keyboard looks just like any other RAM. In this case, there is

| Low Addr $\rightarrow$ |  | 01 | 02 | 04 | 08 | 10 | 20 | 40 | 80 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 01 | @ | H | P | X | 0 | 8 | cr | shft |
| $\downarrow$ | 02 | A | I | Q | Y | 1 | 9 | clr |  |
|  | 04 | B | J | R | Z | 2 | $:$ | brk |  |
|  | 08 | C | K | S |  | 3 | $;$ | $\uparrow$ |  |
| 10 | D | L | T |  | 4 | , | $\downarrow$ |  |  |
|  | 20 | E | M | U |  | 5 | $:$ | $\leftarrow$ |  |
|  | 40 | F | N | V |  | 6 | $:$ | $\rightarrow$ |  |
|  | 80 | G | O | W |  | 7 | $i$ | B |  |

Fig. 1. Keyboard organization.
a considerable software overhead for decoding.

However, RS wisely made the right choices as to where to allocate software and hard-ware-use software where speed is not an issue (keyboard) and hardware where it is
(CRT). The organization of the keyboard is laid out in Fig. 1.

There are a few noteworthy points about this organization. First, the keys are essentially sequential in their ASCII order, so decoding is reasonably straightforward. Second, the
shift key is in a column by itself, so it can be used with any other key. I repeat . . . any other key, so if you wish you had not only lowercase, but also more special keys, you can get them. Would you believe shift-space bar? Finally, if you really want them, there's room in the matrix, if not on the keyboard, for five more keys.

As you can see, I've been having a lot of fun with T-BUG so far; and I've hardly begun to write software! It is a fairly limited monitor, in keeping with its size. If I had written it, I probably would have done things a little differently. And since I now have the capability, that's what I'm doing!

THE COMPUTER CORNER
White Plains Mall, Upper Level 200 Hamilton Ave. White Plains NY 10601 Phone: (914) WH9-DATA
Near Bronx River Parkway \& Cross Westchester Expressway. Plenty of parking.
"The S100 Bus stops at White Plains" with one of the largest collections of boards compatible with the Altair Bus (also IMSAI) in the greater NY
 You've read about the Sol-20, now come up and see it. We carry Processor Tech, Polymorphic, IMSAI, North Star, TDL, Blast Master and Pickles and Trout.

GOOD PRICE AND SERVICE 10-6 Mon.-Sat. Thurs. till 9
THE COMPIIER CORIER

## 16 K <br> S-100 STATIC RAM s295

- FULLY STATIC (Not Pseudo Static)
- PHANTOM DISABLE (A16)
- MWRT OR PWR
- FULLY BUFFERED
- 128-2102LIPC'S
- 400NS GUARANTEED (250NS TYP.)
- ASSEMBLED/BURNT-IN
- 90-DAY GUARANTEE

| Also: |  |
| :--- | ---: |
| 8K STATIC RAM | ${ }^{\text {s }} 155$ |
| 2102LIPC | ${ }^{\text {s }} 1.40$ |

Cailt. Residents add 6\%. - Master Charge \& Viso weicome (714) $751-7341$ P.O. BOX 17296 IRVINE, CA. 92713 G15

## APPLE OWNERS

Interactive Trap and Chase games for two people. Software allows choice of speed and points and requires 8K RAM. Hardware consists of two game control boxes. Each box has four micro switches and specially designed printed circuit with 5 feet of cable completely assembled. Plugs right into your game I/O connector. Control boxes can also be used with the game Dragon Maze

Hardware and software cassette $\$ 49.95$. (Texas residents add $5 \%$ sales tax.) 90 day warranty parts and labor. Guaranteed 30 day delivery. Allow time for processing personal checks. Send check or money order to:

| B \& G Interfaces |  |
| :--- | :--- |
| P.O. Box 59364 |  |
| Northhaven Sta. | B28 |
| Dallas, Tx. 75229 |  |


| prepaid. Shipping added to COD 400 North Washington Street, Suite 200, Falls Church, Virginia 22046 U.S.A. Minimum order $\$ 1000$. Master Charge accepted. <br> Telephone (703) 536-7373 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIG SAVINGS ON PRIME COMPONENTS DUE TO MANUFACTURERS LARGE QUANTITY DISCOUNTS. |  |  |  |  |  |  |
| LOW POWER SHOTTKEY |  | 74LS174 74LS175 <br> 74 LSI 93 | $\begin{aligned} & 125 \\ & 1.25 \\ & 2.45 \end{aligned}$$2.45$ | BAUD RATE GENERATOR |  |  |
| 74LS00 | 22 |  |  | MC14411 | 9.90 |  |
| $74 \mathrm{LSO2}$ 74.504 | 24 24 |  |  |  |  |  |
| 74LS08 | 28 | TLL |  | 600 MHz PRES | ER |  |
| 74LS11 | 35 |  |  |  |  |  |
| 74LS13 | 69 | 7400 | 15 | 11090 | 19.00 |  |
| 74LS30 | 26 | 7406 | 29 |  |  |  |
| 74LS32 744 LS 74 | 34 | 74121 | 35 | PRIME INTEL |  |  |
| 74LS574 74 LS85 | 49 199 | 74150 | 85 |  |  |  |
| 74LS90 | 89 | SHOTTKEY |  | 8085 CPU | 29.00 |  |
| 74LS92 | 89 |  |  | 8251 USART | 1050 |  |
| 74LS125 | 63 | 74500 | 40 | 8212 PIO | 400 |  |
| 74LSI26 | 63 | 74530 | 40 | 8155 | 29.00 |  |
| 74LS151 | 95 | 74S132 | 110 | $8253 ~ P I T$ 8255 PPI | 2400 | 110 |
| 74LS155 | 125 | 74S196 | 380 | 8255 PPI | 22.00 | 110 |

# Two Systems Sharing the Same Bus 

## Distributed computing comes to microcomputers with this clever I/O system.


#### Abstract

I believe this article is a first in computer-hobbyist publications. I don't recall ever seeing an article on interfacing two microcomputers. The technique is rather widespread in the world of the mainframes . . . but I suspect Mark is only one of a handful of people who have done it with personal systems. -John.


Many computer hobbyists have experienced (or will someday) the ultimate frustra-
tion: a full bus. To the experimenter (with good financing) who delights in adding new gadgets to his computer system, a full bus means that new boards can no longer be plugged in with impunity. Now a decision must be made. Which old board will be removed to make room for the latest board?
One alternative to this horrible situation is to buy a new computer for the new boards.


My two-computer system. The SWTP part of the interface can be seen in the last SWTP slot. The two interface cables run from this board, through separate openings in the back panel, down to the WM part of the interface.

Of course, all those neat boards in the old computer can't be used in both computers simultaneously, and a great deal of duplication becomes necessary. A better alternative is to expand the bus of the original computer onto a second bus with its own cabinet, power supply, etc. This solution allows simultaneous use of all the boards, but it is almost as expensive as buying a second computer.

Why not have the best of both alternatives? Extend your computer's bus by interfacing it to another microcomputer! This really isn't as difficult as it sounds, and it gives you the choice of either two independent computers or one larger computer. The two computers don't even have to be the same type, although things get more complicated with different CPUs. This article describes an interface between two different microcomputers that use the Motorola 6800 CPU, but the same basic ideas could be used to interface any two microcomputers.

## Overview

I interfaced my two comput-
ers in an arrangement that allows either fully independent operation or master-slave operation. In the master-slave mode, the master computer takes over the slavecomputer's bus and uses the slave's memory and I/O just as if they were on the master's bus. The mode of operation is under software control by the master computer.

My master computer is a Wave Mate Jupiter II. This is a nicely designed and executed system with many useful features. My expansion bus (the slave microcomputer), which doesn't need all the features of the master computer, is an SWTP 6800. Since both computers employ the 6800 CPU chip, much of the software I use with the Wave Mate (WM) can be modified to run on the SWTP. Moreover, the interface between two buses designed for the same CPU chip is only slightly more complicated than an interface between two identical buses.

The SWTP is almost ideal as a slave microcomputer-it is inexpensive, has a wide range of I/O available and is simple and easy to modify for DMA (di-


Fig. 1. Timing diagram for the $M 6800$ microprocessor (from Motorola's M6800 Microcomputer System Design Data).
rect memory access) by halting. (The required modification will be covered later in this article.)

Since both microcomputers use the same CPU, the same basic signals must be used on both buses. While the WM uses a 72 -line bus and the SWTP uses a 50 -line bus, only 29 lines on the SWTP bus must be controlled by a DMA device. I used 33 distinct connections, including the ground connection, between the two computers.

## Interface Considerations

Before we get into the specific interface design, let's consider how to get the bus signals between the two computers. Overcoming this problem, which is present in any bus extension, is probably the most critical part of the interface design.
Suppose you need to interface two identical motherboards. Why not use a ribbon cable to connect the buses line for line? This seems to be a simple, inexpensive way to extend the bus. Unfortunately, unless the cable is very short, it will not work.
The wires in a ribbon cable are too close together and have too little surface area to use as a computer bus. As a result, the signals on one line will induce noise on the other lines. The faster the signals on the lines change state, the larger the current flow in the lines, and the longer the lines, the greater the
induced noise problems. If the noise is enough to change the logic levels on some of the lines, chaos results.
The 6800 CPU synchronizes the changes in level of the address lines, VMA (valid memory address) and R/W (read/write) with the phase 1 clock signal. All these lines may change state only during the first part of the machine cycle. The data lines are synchronized with the phase 2 clock signal. They change state during the second part of the machine cycle. See Fig. 1 for a diagram of these timing relationships.

The noise induced by the changes in the lines synced by the phase 1 clock is not likely to interfere with normal computer operation. Fig. 1 shows the signals on the lines synced by phase 1 are not valid when these changes occur, and the data lines, synced by phase 2, are in a high-impedance state. Unless the noise pulses cause ringing in the lines or are large enough to damage the ICs attached to the lines, they will not upset the operation of the computer.
When the data lines change state, noise may be induced on the lines synced by the phase 1 clock. The signals on these (control and address) lines must be valid during the last part of phase 1 and all of phase 2. Since the data lines change state during the first part of phase 2, noise may be induced on the phase 1 lines at a time
when they must be valid. If they're large enough, these noise pulses can really mess up the computer's operation.

## The Ribbon Cable

Several approaches can be used to minimize noise between the lines of the ribbon cable. Because noise problems can be extremely difficult to track down and fix in an existing design, I used an overkill approach, involving three different methods to minimize the noise in the ribbon cable.

1. Since the induced noise falls off rapidly as the conductors are moved apart, I separated the data lines from the other bus lines. I used two cables to carry the signals between the computers with spacers to keep them apart. A 26 -conductor ribbon cable carries all of the phase 1 synced signals and a 16 -conductor ribbon cable carries the data lines.
2. I partially shielded the data lines by alternating them with
ground lines in the 16 -conductor cable. This cuts down on the amount of noise radiated by these lines. These eight ground lines are the only ground connections between the computers. This probably would not work if the ribbon cable had to carry the actual bus signals, but, as we shall see, it does not.
3.1 used drivers and receivers on all lines running between the two computers, except for the ground lines and one line used to initialize the halt control circuitry. This means that the ribbon cable does not need to carry much current, and that the current-limiting resistors can be used to limit the rate of change of the signals on the cable. It also means that the ground connection between the computers carries little current.

The ribbon cable conductors look, to the drivers, like a complicated network of capacitance, inductance and resistance. To change a line from its low level to its high level, its


Fig. 2. Wave Mate Jupiter II to SWTP 6800 interface: WM section.
equivalent capacitance must be charged by the driver. To change it from high to low, this same capacitance must be discharged. The resistance and inductance in the line, as well as the output current capabilities of the driver, determine the rate at which the line can be charged or discharged. For high-current drivers (e.g., 8T26s), and moderate lengths of cable, the time constant for charging or discharging a line is a few nanoseconds ( ns ) or less.

Microcomputer bus lines do not need to change state in ns. Typical allowed setup times for bus lines on the 6800, using a 1 MHz clock, are 150 to 200 ns . Since noise problems increase with increasing rates of change on the bus lines, it makes sense to slow the lines down to the
rate needed by the computer system.
Current-limiting resistors can be connected between the drivers and ribbon-cable conductors to limit the rate lines can be charged or discharged. The receivers I used require less than . 2 mA of current flow in the ribbon cable for proper switching. This means that if a .5 volt drop is the maximum allowed across the resistor, the resistor could be as large as 2.5k.

Since typical ribbon cable has an interwire capacitance of 10 to 20 pF per foot, the capacitance seen by the drivers will be on the order of 20 pF . A 1 k resistor in series with a 20 pF capacitor will allow the capacitor to charge to 98 percent of any voltage applied across the combination in less than 100
ns. This should not interfere with the normal operation of a microcomputer that uses a 6800 CPU chip, but it will significantly reduce noise problems in the ribbon cable. In my design, with approximately 18 inches of ribbon cable, I use 470 Ohm resistors at the driver end of all unidirectional lines and at both ends of the bidirectional lines.
The three methods above reduce the noise produced in the bus lines, but it is also worthwhile to reduce the sensitivity of the phase 1 lines to noise. Since we are using a driver-receiver scheme, we can use receivers that have a high noise immunity. TTL Schmitt trigger input inverters are ideal for this purpose.
The TTL Scmitt trigger has a different switching threshold


Fig. 3. Wave Mate Jupiter II to SWTP 6800 interface: SWTP section.
when its input is going high than when its input is going low. For the output to switch low, the input must exceed approximately 1.7 volts. Once the output has switched low, the input must go below approximately .8 volts to switch the output high again. Unlike normal TTL inputs, Schmitt trigger inputs have no disallowed range between low and high. These hysteresis characteristics give the Schmitt trigger inputs much greater noise immunity than regular TTL inputs.

## The Circuitry

Now let's look at the Wave Mate to SWTP interface design. The schematics for the two parts of the interface are given in Figs. 2 and 3. Fig. 2 shows the logic located in the WM and Fig. 3 illustrates the logic in the SWTP. The two connecting cables are denoted by Con (the 26 -conductor cable) and S (the 16 -conductor cable). I haven't shown the ground connections (every even-numbered line in S) or the repeated circuitry in the address lines and data lines.
Most of the logic to convert the WM bus signals to the SWTP bus signals is located in the SWTP. This is because only half of a WM board was available for use in the interface. In any case, it makes sense to put as much interface as possible in the slave computer where it will use power only when the slave is in use.
In addition to reducing noise problems, the driver, currentlimiting resistor, receiver design also allows simple circuitry for independent use of the computers. When one computer is unpowered, the cur-rent-limiting resistors prevent excessive current flow from the drivers in the other computer. For fully independent operation of the two computers with the interface, 2 k pull-down resistors were installed on four of the 74LS14 inputs on the WM board and one on the SWTP board. These resistors prevent the interface from interfering with the operation of either computer when the other computer is not powered or the interconnecting cables are dis-

# modem / 'mo•dəm / [modulator + demodulator $n-s$ : a device for transmission of digital information via an analog channel such as a telephone circuit. 

Those of us who live on the North American continent are blessed with an incredible non-natural resource zonsisting of a gigantic web of tiny copper wires linking pirtually all of our homes and businesses together into the greatest telecommunications network in history. The Bell System and over 1600 independent elephone companies have been stringing wires and microwaves nearly everywhere for up to 100 years. Now, the 80-103A Data Communications Adapter brings this amazing network to 5-100 Micro Computers.

The
80-103A Data
Communications
Adapter is more than just a modem. It is a complete data communications sub-system combining on a single S-100 board functions which formerly required a modem, an automatic calling unit, and serial and parallel interfaces. This fully programmable unit gives you flexibility never before available at such a low cost. Fully assembled, tested, and burned in with full documentation and our standard 90 day warranty, the 80-103A is available at retail computer stores across the country for only 279.95

# D.C. Hayes Associates Inc. 

P.O. BOX 9884 • ATLANTA, GA. 30319 • (404) 231-0574


At $\$ 35$, the Mullen Extender Board Kit with built-in logic probe has always been a great value... but when it came time to crank up a new production run of boards, we couldn't resist adding a few small changes here and there to continue staying ahead of the pack.

For example, our logic probe now reads out into a 7 segment readout; we've also included a pulse stretcher and a light whose brightness is proportional to the duty cycle of a pulse stream (activates when probe reads H or high). There's a general-purpose breadboard area where you can develop circuits unique to your needs, with holes punched on a $.1^{\prime \prime}$ grid. The edge connector is not only easier to mount and virtually self-aligning, but also allows use of scope hooks . . . we could go on, but that's enough for now. Check out the new Mullen Extender Board at your local computer store today, or order by mail (Cal res add tax) from:
MULLEN COMPUTER BOARDS
BOX 6214, HAYWARD, CA 94545
connected.
The interface uses 26 unidirectional lines to carry information from one computer to the other. Twenty-one are used to supply information to the SWTP. The other five lines carry information to the WM from the SWTP. We will discuss these lines in more detail later.

The bidirectional lines (data lines) use 8 T 26 inverting bus transceivers at the WM end and 8833 noninverting bus transceivers at the SWTP end. The interface must invert the data between the two buses because only the SWTP uses inverted data on its main bus.

This is a good time to mention some points about the logic notation used by SWTP and WM. Logic levels can be defined in two ways - TTL high is usually considered as true and TTL low is considered as false; it is equally valid to define TTL low as true and TTL high as false. Using this negative, or inverted, logic changes the functions of most logic gates (e.g., a NAND gate becomes a NOR gate when the logic definitions are inverted).

Since it is convenient to mix both true and inverted logic definitions in any complicated logic design (it makes the design simpler), some convention must be followed in naming the lines to indicate their logic definition. SWTP uses an overbar to indicate that TTL low is defined as true; WM uses a superscript * for the same purpose. WM data lines are called DB0-DB7, indicating high level true, while SWTP data lines are called $\overline{\mathrm{DO}} \cdot \overline{\mathrm{D7}}$, low level true. Other examples are the WM WRITE* line, which write enables the memory and I/O when it is low, and the SWTP BA line, which indicates the SWTP bus is available when it is high.

Several control signals from the WM bus must be modified before being placed on the SWTP bus. CLK, the WM phase 2 clock signal, must be inverted to serve as $\overline{02}$ on the SWTP bus. MEM and IO, used by WM for enabling memory and I/O devices, must be combined (using a NOR gate) to provide $\overline{\mathrm{VMA}}$,
which the SWTP bus uses for both purposes.

## Memory and I/O Access

It is convenient to have the interface modify both memory and I/O port addresses. This allows both computers to see their own memory starting from 0000 and, in my setup, extending to $3 F F F$. The WM, however, sees the SWTP memory from 4000 to 7FFF and uses locations FF00 to FFDF for output ports, while SWTP uses 8000 through 801 F . The interface allows it to address the SWTP output ports as if they were located from FF00 to FF1F on the WM bus. This allows the WM monitor, which assumes 1/O ports are located from FF00 up, to be used with the SWTP I/O devices.

I used data-selector logic to get different offsets for memory and I/O addressing. The 74LS157 quad 2 -line to 1-line data selectors act as 4-pole double-throw switches. Two 74LS157s are used in the interface to allow the WM 10 line to control the offset in the address placed on the SWTP bus. When IO is high, indicating that the WM is addressing its I/O ports, the $B$ inputs on the data selectors are selected. These inputs are hard-wired to give an address of 80XX. When 10 is low, the $A$ inputs are selected. These inputs have A15 wired low and A14 inverted from the WM bus.
These address-line modifications shift addresses in the range 4000 through 7FFF on the WM bus to 0000 through 3FFF on the SWTP bus. WM addresses not in the range 4000 to 7FFF or FF00 to FF3F will not enable the interface and can be ignored. The upper limit of 7FFF is necessary in my system to prevent interference with the WM video display memory at 8000 to 87 FF . The display memory could be relocated (by reprogramming one of the monitor EPROMs), and all 32 K of the SWTP memory space made accessible with minor changes in the interface logic.

The enable circuitry for both memory and I/O access to the


The complete interface. Only the two rear rows of the WM board (bottom of photo) are used in the interface. The other two rows are a WM serial interface.

SWTP bus requires that BA be high, which means that the SWTP A board is either halted or not plugged into the bus. Additionally, when $B A$ is high, AB15 is low, AB14 is high and MEM is high, the 8 T97 drivers on the SWTP bus are enabled for memory access. When BA and $I O$ are high, AB7 is low and AB6 is low, the drivers are enabled for $1 / 0$ access.
The data bus drivers are enabled whenever the 8T97s are enabled, but the direction (read or write) depends on the WRITE, line. The enable signals for the bus transceivers are generated and used on the SWTP interface board, but they must also be sent to the WM board to control the transceivers there.

Both the 8833 and 8 T26 bus transceivers have their bus input and output terminals connected to the buses. This means that when the 8833s are enabled to write to the SWTP bus, the 8T26s must be enabled to read from the WM bus. Therefore, the read enable line for the SWTP becomes the write enable line for the WM, and vice versa. The 8833 enable inputs for both reading and writing are active low, but the 8 T26 enable for reading is active high (the enable for writing is active low). I inverted the read bus line from
the SWTP on the WM board before sending it to the 8 T 26 write enable input.
The RPLY* line is used by the WM to allow stretching the WM CLK signal when accessing slow memory or I/O chips. The WM CLK signal is held high (up to 3.5 microseconds-us) until approximately .5 us after RPLY- goes low. Since the SWTP devices must be fast enough for a 1 MHz clock, RPLY* is pulled low by the interface whenever it is enabled and CLK is high.

## The Master-Slave Relationship

Now let's look at how the WM can halt the SWTP when it wants to use the SWTP bus. The 6800 chip allows DMA by three different methods: halting, cycle stealing and multiplexing. The simplest method, and the only practical one using the SWTP, is halting. The SWTP MP-A board, which contains the CPU, the clock and the MIKBUG ROM and RAM, is designed for DMA by halting, but it does require a very minor modification for full DMA. Before we discuss the modification, let's look at how DMA by halting works on the 6800 .
The 6800 microcomputer is halted, logically enough, by pulling the HALT line low. This line may not change state ex-

## NEW F-8 SYSTEMS

## F-8 CPU Board S-100 Compatible

Complete with 3850 CPU and 3853 SMI. Provides sockets for 2 K of EPROM monitor, two PIO sockets and connections for six I/O ports. 64 bytes of scratch pad RAM, and fully buffered data bus.
Order Model F-8S100 \$275 Assembled,

## F-8 MICRO With Keyboard and Display

Complete F-8 microcomputer with keyboard and six digit display. Audio interface and speaker compatible with on-board KD-BUG (3856) music routine. Provides 2 K of RAM expandable through S-100 connector, and 1 K of EPROM with 4 additional 2708 sockets.
Order model KD80 \$425 Assembled,


California residents add $6 \%$ tax Send check, money order. corporate
purchase order or COD orders to
 CDIDNprovics

19824 Ventura Blvd. Woodland Hills, CA 91364
(213) 340-8843

## We speak your language

And we're giving you what you want.

- a comprehensive product line. Hardware, assembled or kits, and software from major manufacturers. Plus books and current literature. Financing available.
- a trained, enthusiastic staff. We'll help you choose or design the system that's right for you. No high pressure here. - service when you need it. We won't sell you something we can't keep running.
a brand new facility in Pennsylvania. We'll be able to serve our South JerseyPennsylvania customers more efficiently now.
- a bigger, better New Jersey store. We've enlarged our showroom in Iselin. Now there are more displays you can try out. There's more room to stock the products you need.


The Microcomputer People.
Computer Mart of New Jersey
Computer Mart of Pennsylvania
New Jersey Store
C30

Pennsylvania Store
550 DeKalb Pike King of Prussia, PA 19406 215-265-2580 Tue.-Thur. 11:00-9:00
Fri. \& Sat. 10:00-6:00 (our only locations)
cept during the first part of the machine cycle, but SWTP has provided a flip-flop, clocked by the phase 1 clock, on the MP-A board to satisfy this requirement. Therefore HALT, the SWTP bus line, can be pulled low or allowed to go high at any time. When low, the 6800 will complete its current instruction, remove itself from the bus and then set BA high. This process can take from 2 to 15 us, depending upon the current instruction.
The delay between pulling HALT and actually having the bus available (BA high) means that we cannot simply pull HALT and simultaneously use the bus. Some means of latching the SWTP into its halted state must be used. I used a flip-flop on the WM board for this purpose. When the WM addresses FFDC, the flip-flop is clocked, causing its output to change state. The output is connected, through a unidirectional line, a NAND gate and an inverter, to the enable input of an 8T97. This pulls HALT low when it is enabled and serves as a driver for the BA LED indicator on the interface board. The other input of the NAND gate is connected to a switch on the board to allow manual halting of the SWTP.

The CLR input on the flip-flop is connected to +5 volts from the SWTP board. This initializes the flop-flop to the nonhalted state when the WM is powered up before the SWTP. It is important to allow the SWTP to initialize itself before it is halted, even if its CPU is not going to be used.

Although the SWTP MP-A board appears to have been designed for DMA by halting, the circuitry to control the data bus drivers when the CPU is addressing the MIKBUG ROM or RAM prevents a DMA device from reading from the bus. $A$ simple circuit modification corrects the problem without interference to normal computer operation.

Two different logic paths are used by SWTP to control the direction in which the data bus transceivers are enabled. This is necessary because the data
lines to the MIKBUG memory are connected directly to the CPU data lines rather than the data bus. When MIKBUG is addressed by the CPU (addresses EXXX or AXXX ), the normal logic path is overridden by the MIKBUG path. The transceivers are now enabled to write to the bus while the CPU uses the MIKBUG memory. Since none of the boards on the bus are enabled at this time, the data on the data bus are ignored.
When the computer is halted, the normal logic path is disabled, but the MIKBUG path is still active. When the R/W line is low (DMA device writing to the bus), the transceivers are enabled to read from the bus. This does not cause any problem. When the $R / \bar{W}$ line is high, the data bus transceivers are enabled to write to the bus, regardless of the address on the bus. This means that when the DMA device tries to read from memory or I/O on the bus, data bus drivers on both the board addressed and on the MP-A board are enabled. A prime rule of bus usage, "Thou shalt not have more than one set of drivers enabled at any time," is violated, and only garbage can be read from the bus.

To correct this problem, keep the data bus transceivers in a read from bus mode when the computer is halted. The first gate in the MIKBUG read/write circuit is a NAND gate used as an inverter by wiring its inputs together. When the output of this gate is high, the data bus transceivers are held in the read from bus mode. Since a NAND gate will have a high output when any of its inputs are low, separate the two inputs and use one to hold the output high when BA is high. A line that is low when BA is high is available, conveniently, on the same IC.

The NAND gate is onequarter of IC12 on the SWTP MP-A board. Pins 4 and 5 of this IC are the inputs tied together to make an inverter, and pins 1 and 2, also tied together, have a line connected to them that is low when BA is high. I cut the foil connecting pins 4 and 5 and ran a short length of insulated wire


Fig. 4. Modification to MP-A board to cure noise problem on SWTP HALT line.
from pin 4 to the line coming into pin 1. When BA is high, this modification keeps the transceivers in the read from bus mode, but, when BA is low, the NAND gate acts like an inverter, just as in the unmodified circuit.
With this modification (or, for that matter, without it), the interface cannot read or write the MIKBUG ICs. Because of the MP-A board's design, no DMA method can use the MIKBUG ROM or RAM without added circuitry on the MP-A board. Because of the difficulty of modifying this board, I suggest that if you need this capability you relocate the MIKBUG circuitry to some other card in the system (e.g., the interface card).

One of the ways I hope to use my slave computer is as an I/O controller for the master computer. By connecting all of my slow I/O devices to the slave computer bus and programming it to handle the printer, cassette, etc., which often take the majority of a microcomputer's time, the time available to the master computer to do calculations and data manipulations is greatly increased. There is nothing original about this idea; I suspect all large computers work this way.
To make the interface more flexible, I've incorporated a line that allows the SWTP to inform the WM whenever it needs attention. When the SWTP addresses its $01 / O$ port, the WM gets a signal on its \#4 interrupt line. Since the WM uses a vectored, maskable interrupt scheme, it can be programmed to go to an I/O service routine when it is ready for $1 / 0$ and the SWTP has indicated, by inter-
rupting, that it is waiting to be serviced.

## Bugs

I have used my two-computer system for approximately two months, and only one problem has come to light: a noise problem in the SWTP! The HALT line, as I mentioned earlier, uses a flip-flop on the MP-A board to synchronize changes in the HALT line with the phase 1 clock. This is a TTL device that will respond to very short pulses on the bus line. I discovered that noise on this line was causing the SWTP to execute occasional single-cycle operations.

Fortunately, the cure for this problem was simple. I inserted a low-pass filter into the line on the MP-A board before it reaches the flip-flop (see Fig. 4).

This problem was due to noise pulses originating in the interface, not on the SWTP bus. It will not cause trouble if the SWTP is halted by means of a switch connected directly to the bus line and ground with short, reasonably large, wires.

## Summary

Few, if any, will want to build an exact copy of my interface. However, the basic interface design and many of the ideas are applicable to anything from adding a bus to a one-board microcomputer to interfacing two microcomputers using different CPU chips. This is a wide-open area for hobbyist exploration.
Many people probably feel that interfacing two different computers is too complicated for anyone without an extensive technical background. Actually, if the two computers use the same CPU chip, it is a straightforward and rewarding project. It took me less time to design and build the interface between my two computers than to build an RS-232 interface for my keyboard/printer. All of the critical timing relationships are already taken care of by the computers. All you must do is get the signals between the computers and modify those signals that are different on the two buses.

## SUBSCRIBE TO KILOBAUD

 NOW AND GET THIS $\$ 5$ BOOK FREE!
## HOBBY COMPUTERS ARE HERE!

Here's your chance to get the best selling book in the hobby computer field . . . for free . . . our gift when you take a subscription to Kilobaud Magazine. Better yet, your satisfaction is guaranteed. If Kilobaud isn't all you expect . . . if you are willing to be without it . . . just ask for a refund . . . and keep the book.

Hobby Computers Are Here is for the beginner . . . it starts out with the fundamentals of microcomputers . . . shows how all of the basic parts of a computer system work . . gates flipflops, TTL logic, keyboards, video generators, I/O systems, CPUs . . . it is a whole basic education in microcomputers. That's why more copies of this book have been sold than any other in the field.


SUBSCRIBE. Never mind the \$2 per copy . . . which comes out to \$24 a year. The subscription rate is only $\$ 15$ for a year and WE'LL THROW IN THE \$5 BOOK FREE. Charge it to your Master Charge or American Express. If you are in a hurry, you can call it in on our toll free 800 number and your book will be on its way to you, along with the current issue of Kilobaud.

Use your credit card and call our Toll free subscription number 800-258-5473


[^0]:    
    
    
    
    
    
    

[^1]:    Here's where to find US: Offices: BALTIMORE 4005 Seven Mile Lane, Baltimore, Md. 21208 (301) 486-5350/PITTSBURGH Robar Building, 4170 Wm. Penn Highway, Murraysville, Pa. 15660 (412) 327-0455/WASHINGTON, D.C. AREA 1776 Plaza, 1776 E. Jefferson Street, Rockville, Md. 20852 (301) 468-0455/NORTHERN VIRGINIA 5240 Port Royal Road, Suite 203, Springfield, Va. 22151 (703) $321-9047 /$ KANSAS CITY 6 East Street, Parkville, Mo. 64152 (816) 741-5055

[^2]:    - $x=1$ or 0

